{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:03Z","timestamp":1763468283776,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Chen Guang project supported by Shanghai Municipal Education Commission and Shanghai Education Development Foundation"},{"name":"Recruitment Program of Global Experts (the Thousand Talents Plan)"},{"name":"NSF","award":["1115556"],"award-info":[{"award-number":["1115556"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61474026, 61125401, 61376040, 91330201, 61574046 and 61574044"],"award-info":[{"award-number":["61474026, 61125401, 61376040, 91330201, 61574046 and 61574044"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847264","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"138-147","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Efficient Memory Partitioning for Parallel Data Access via Data Reuse"],"prefix":"10.1145","author":[{"given":"Jincheng","family":"Su","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High-level synthesis blue book","author":"Fingeroff M.","year":"2010","unstructured":"M. Fingeroff , High-level synthesis blue book ., 2010 . M. Fingeroff, High-level synthesis blue book., 2010."},{"key":"e_1_3_2_1_2_1","volume-title":"DRAM, Disk. Denise E.M. Penrose","author":"Bruce Jacob D. T. W.","year":"2008","unstructured":"D. T. W. Bruce Jacob , Spencer W. Ng , Memory Systems -- Cache , DRAM, Disk. Denise E.M. Penrose , 2008 . D. T. W. Bruce Jacob, Spencer W. Ng, Memory Systems -- Cache, DRAM, Disk. Denise E.M. Penrose, 2008."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991511"},{"key":"e_1_3_2_1_4_1","first-page":"1791","volume-title":"Automation and Test in Europe (DATE)","author":"Liu Q.","year":"2010","unstructured":"Q. Liu , T. Todman , and W. Luk , \" Combining optimizations in automated low power design,\" in Proceedings of the Conference on Design , Automation and Test in Europe (DATE) , 2010 , pp. 1791 -- 1796 . Q. Liu, T. Todman, and W. Luk, \"Combining optimizations in automated low power design,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2010, pp. 1791--1796."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878989"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"e_1_3_2_1_7_1","first-page":"257","volume-title":"An integrated and automated memory optimization flow for FPGA behavioral synthesis,\" in Asia and South Pacific Design Automation Conf.(ASP-DAC)","author":"Wang Y.","year":"2012","unstructured":"Y. Wang , P. Zhang , X. Cheng , and J. Cong , \" An integrated and automated memory optimization flow for FPGA behavioral synthesis,\" in Asia and South Pacific Design Automation Conf.(ASP-DAC) , 2012 , pp. 257 -- 262 . Y. Wang, P. Zhang, X. Cheng, and J. Cong, \"An integrated and automated memory optimization flow for FPGA behavioral synthesis,\" in Asia and South Pacific Design Automation Conf.(ASP-DAC), 2012, pp. 257--262."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554780"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744831"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230807"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"e_1_3_2_1_15_1","volume-title":"Picture processing and psychopictorics","author":"Prewitt J. M. S.","year":"1970","unstructured":"J. M. S. Prewitt , Picture processing and psychopictorics . Academic Press , 1970 , ch. Object enhancement and extraction. J. M. S. Prewitt, Picture processing and psychopictorics. Academic Press, 1970, ch. Object enhancement and extraction."},{"key":"e_1_3_2_1_16_1","volume-title":"Ravi Sethi","author":"Aho M. S.","year":"2007","unstructured":"M. S. Alfred V. Aho and J. D. Ravi Sethi , Compilers : Principles, Techniques and Tools. Pearson Education , 2007 . M. S. Alfred V.Aho and J. D. Ravi Sethi, Compilers: Principles, Techniques and Tools. Pearson Education, 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024937"},{"key":"e_1_3_2_1_18_1","unstructured":"{Online}. Available: http:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-design-tools\/2014-4.html\\BIBentrySTDinterwordspacing  {Online}. Available: http:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-design-tools\/2014-4.html\\BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_19_1","unstructured":"{Online}. Available: http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v7-vc707-g.html\\BIBentrySTDinterwordspacing  {Online}. Available: http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v7-vc707-g.html\\BIBentrySTDinterwordspacing"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847264","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:23Z","timestamp":1750225703000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847264"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":19,"alternative-id":["10.1145\/2847263.2847264","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847264","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}