{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:25Z","timestamp":1759146445530,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSERC","award":["2014-04749"],"award-info":[{"award-number":["2014-04749"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847272","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"90-99","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Towards PVT-Tolerant Glitch-Free Operation in FPGAs"],"prefix":"10.1145","author":[{"given":"Safeen","family":"Huda","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_2_1","unstructured":"Virtex-5 FPGA Data Sheet Xilinx Inc. 2012.  Virtex-5 FPGA Data Sheet Xilinx Inc. 2012."},{"key":"e_1_3_2_1_3_1","first-page":"85","article-title":"CAD techniques for power optimization in Virtex-5 FPGAs","author":"S. Gupta","year":"2007","unstructured":"S. Gupta phet al. , \" CAD techniques for power optimization in Virtex-5 FPGAs ,\" in IEEE CICC , 2007 , pp. 85 -- 88 . S. Gupta phet al., \"CAD techniques for power optimization in Virtex-5 FPGAs,\" in IEEE CICC, 2007, pp. 85--88.","journal-title":"IEEE"},{"key":"e_1_3_2_1_4_1","volume-title":"Altera Corp.","author":"Introducing Innovations","year":"2012","unstructured":"Introducing Innovations at 28 nm to Move Beyond Moore's Law , Altera Corp. , 2012 . Introducing Innovations at 28 nm to Move Beyond Moore's Law, Altera Corp., 2012."},{"key":"e_1_3_2_1_5_1","unstructured":"Stratix III Programmable Power White Paper Altera Corp. 2007.  Stratix III Programmable Power White Paper Altera Corp. 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017443"},{"key":"e_1_3_2_1_7_1","unstructured":"The Breakthrough Advantage for FPGAs with Tri-Gate Technology Altera Corp. 2013.  The Breakthrough Advantage for FPGAs with Tri-Gate Technology Altera Corp. 2013."},{"key":"e_1_3_2_1_8_1","volume-title":"The Next-Generation Architecture for Your Next-Generation Architecture","author":"UltraScale Xilinx","year":"2014","unstructured":"Xilinx UltraScale : The Next-Generation Architecture for Your Next-Generation Architecture , Xilinx Corp ., 2014 . Xilinx UltraScale: The Next-Generation Architecture for Your Next-Generation Architecture, Xilinx Corp., 2014."},{"key":"e_1_3_2_1_9_1","first-page":"27","article-title":"FPGA glitch power analysis and reduction","author":"Shum W.","year":"2011","unstructured":"W. Shum and J. Anderson , \" FPGA glitch power analysis and reduction ,\" in ACM\/IEEE ISLPED , Aug 2011 , pp. 27 -- 32 . W. Shum and J. Anderson, \"FPGA glitch power analysis and reduction,\" in ACM\/IEEE ISLPED, Aug 2011, pp. 27--32.","journal-title":"ACM\/IEEE ISLPED"},{"key":"e_1_3_2_1_10_1","first-page":"719","volume-title":"Antwerp","author":"S. Wilton","year":"2004","unstructured":"S. Wilton phet al., \"The impact of pipelining on energy per operation in field-programmable gate arrays,\" in International Conference on Field Programmable Logic and Applications , Antwerp , Belgium , 2004 , pp. 719 -- 728 . S. Wilton phet al., \"The impact of pipelining on energy per operation in field-programmable gate arrays,\" in International Conference on Field Programmable Logic and Applications, Antwerp, Belgium, 2004, pp. 719--728."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278563"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001237"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035564"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627608"},{"key":"e_1_3_2_1_15_1","unstructured":"K. Chakravarthy \"Programmable glitch filter \" Dec. 6 2001 US Patent App. 09\/864 946. {Online}. Available: http:\/\/www.google.ca\/patents\/US20010048341  K. Chakravarthy \"Programmable glitch filter \" Dec. 6 2001 US Patent App. 09\/864 946. {Online}. Available: http:\/\/www.google.ca\/patents\/US20010048341"},{"key":"e_1_3_2_1_16_1","first-page":"34","article-title":"COFFE: Fully-automated transistor sizing for FPGAs","author":"Chiasson C.","year":"2013","unstructured":"C. Chiasson and V. Betz , \" COFFE: Fully-automated transistor sizing for FPGAs ,\" in IEEE FPT , Dec 2013 , pp. 34 -- 41 . C. Chiasson and V. Betz, \"COFFE: Fully-automated transistor sizing for FPGAs,\" in IEEE FPT, Dec 2013, pp. 34--41.","journal-title":"IEEE FPT"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_18_1","unstructured":"I. Gurobi Optimization \"Gurobi optimizer reference manual \" 2015. {Online}. Available: http:\/\/www.gurobi.com  I. Gurobi Optimization \"Gurobi optimizer reference manual \" 2015. {Online}. Available: http:\/\/www.gurobi.com"},{"key":"e_1_3_2_1_19_1","unstructured":"\"UMass RCG HDL benchmark collection \" http:\/\/www.ecs.umass.edu\/ece\/tessier\/rcg\/benchmarks\/.  \"UMass RCG HDL benchmark collection \" http:\/\/www.ecs.umass.edu\/ece\/tessier\/rcg\/benchmarks\/."},{"key":"e_1_3_2_1_20_1","first-page":"42","article-title":"A case for hardened multiplexers in FPGAs","author":"Chin S.","year":"2013","unstructured":"S. Chin and J. Anderson , \" A case for hardened multiplexers in FPGAs ,\" in IEEE FPT , Dec 2013 , pp. 42 -- 49 . S. Chin and J. Anderson, \"A case for hardened multiplexers in FPGAs,\" in IEEE FPT, Dec 2013, pp. 42--49.","journal-title":"IEEE FPT"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:23Z","timestamp":1750225703000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847272"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":20,"alternative-id":["10.1145\/2847263.2847272","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847272","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}