{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:41Z","timestamp":1750306481587,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847279","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"64-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Stratix\u2122 10 High Performance Routable Clock Networks"],"prefix":"10.1145","author":[{"given":"Carl","family":"Ebeling","sequence":"first","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]},{"given":"Dana","family":"How","sequence":"additional","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]},{"given":"David","family":"Lewis","sequence":"additional","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]},{"given":"Herman","family":"Schmit","sequence":"additional","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"V. Betz and J. Rose \"VPR: A New Packing Placement and Routing Tool for FPGA Research \" in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications 1997.   V. Betz and J. Rose \"VPR: A New Packing Placement and Routing Tool for FPGA Research \" in Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications 1997.","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"J. Lamoureux and S. Wilton \"Architecture and CAD for FPGA Clock Networks \" in Field Programmable Logic and Applications 2006.  J. Lamoureux and S. Wilton \"Architecture and CAD for FPGA Clock Networks \" in Field Programmable Logic and Applications 2006.","DOI":"10.1109\/FPL.2006.311357"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. Lamoureux and S. Wilton \"On the Trade-off Between Power and Flexibility of FPGA Clock Networks \" 2008.  J. Lamoureux and S. Wilton \"On the Trade-off Between Power and Flexibility of FPGA Clock Networks \" 2008.","DOI":"10.1145\/1391732.1391733"},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx \"UltraScale Architecture Clocking Resources \" 24 November 2015. {Online}. Available: www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf.  Xilinx \"UltraScale Architecture Clocking Resources \" 24 November 2015. {Online}. Available: www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"volume-title":"Automation and Test in Europe","year":"2009","author":"Bae S.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046198"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"J. Lamoureux and S. Wilton \"Clock-Aware Placement for FPGAs \" in International Conference onField Programmable Logic and ApplicationsFPL 2007.  J. Lamoureux and S. Wilton \"Clock-Aware Placement for FPGAs \" in International Conference onField Programmable Logic and ApplicationsFPL 2007.","DOI":"10.1109\/FPL.2007.4380636"},{"volume-title":"FPL","year":"2009","author":"Huda S.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"A. Rakhshanfar and J. H. Anderson \"An Integer Programming Placement Approach to FPGA Clock Power Reduction \" in Proceedings of the 16th Asia and South Pacific Design Automation Conference 2011.   A. Rakhshanfar and J. H. Anderson \"An Integer Programming Placement Approach to FPGA Clock Power Reduction \" in Proceedings of the 16th Asia and South Pacific Design Automation Conference 2011.","DOI":"10.1109\/ASPDAC.2011.5722305"},{"key":"e_1_3_2_1_12_1","first-page":"751","volume-title":"Elsevier Inc.","author":"Koh C.-K.","year":"2009"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.602474"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847279","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:23Z","timestamp":1750225703000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847279"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":13,"alternative-id":["10.1145\/2847263.2847279","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847279","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}