{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T06:55:57Z","timestamp":1763535357511,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847282","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"234-243","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Automatically Optimizing the Latency, Area, and Accuracy of C Programs for High-Level Synthesis"],"prefix":"10.1145","author":[{"given":"Xitong","family":"Gao","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Wickerson","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"e_1_3_2_1_2_1","unstructured":"Berkeley Design Technology Inc. \"An Independent Evaluation of: High-Level Synthesis Tools for Xilinx FPGAs \" 2010. {Online}. Available: http:\/\/www.xilinx.com\/technology\/dsp\/BDTI_techpaper.pdf  Berkeley Design Technology Inc. \"An Independent Evaluation of: High-Level Synthesis Tools for Xilinx FPGAs \" 2010. {Online}. Available: http:\/\/www.xilinx.com\/technology\/dsp\/BDTI_techpaper.pdf"},{"key":"e_1_3_2_1_3_1","volume-title":"Modulo SDC scheduling with recurrence minimization in high-level synthesis,\" in FPL","author":"Canis A.","year":"2014","unstructured":"A. Canis , S. D. Brown , and J. H. Anderson , \" Modulo SDC scheduling with recurrence minimization in high-level synthesis,\" in FPL , 2014 . A. Canis, S. D. Brown, and J. H. Anderson, \"Modulo SDC scheduling with recurrence minimization in high-level synthesis,\" in FPL, 2014."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","DOI":"10.1137\/1.9780898718027","volume-title":"Accuracy and Stability of Numerical Algorithms","author":"Higham N. J.","year":"2002","unstructured":"N. J. Higham , Accuracy and Stability of Numerical Algorithms , 2 nd ed. Philadelphia, PA, USA : Society for Industrial and Applied Mathematics , 2002 . N. J. Higham, Accuracy and Stability of Numerical Algorithms, 2nd ed. Philadelphia, PA, USA: Society for Industrial and Applied Mathematics, 2002.","edition":"2"},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx Inc. \"Vivado Design Suite User Guide--High-Level Synthesis \" 2015.  Xilinx Inc. \"Vivado Design Suite User Guide--High-Level Synthesis \" 2015."},{"key":"e_1_3_2_1_6_1","volume-title":"SOAP\\@: Structural optimization of arithmetic expressions for high-level synthesis,\" in FPT","author":"Gao X.","year":"2013","unstructured":"X. Gao , S. Bayliss , and G. A. Constantinides , \" SOAP\\@: Structural optimization of arithmetic expressions for high-level synthesis,\" in FPT , 2013 . X. Gao, S. Bayliss, and G. A. Constantinides, \"SOAP\\@: Structural optimization of arithmetic expressions for high-level synthesis,\" in FPT, 2013."},{"key":"e_1_3_2_1_7_1","volume-title":"ENS LYON","author":"Mouilleron C.","year":"2011","unstructured":"C. Mouilleron , \"Efficient computation with structured matrices and arithmetic expressions,\" Ph.D. dissertation , ENS LYON , 2011 . C. Mouilleron, \"Efficient computation with structured matrices and arithmetic expressions,\" Ph.D. dissertation, ENS LYON, 2011."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689090"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"e_1_3_2_1_10_1","first-page":"1041","volume-title":"Livermore Loops,\" in Encyclopedia of Parallel Computing","author":"Dongarra J.","year":"2011","unstructured":"J. Dongarra and P. Luszczek , \" Livermore Loops,\" in Encyclopedia of Parallel Computing . Springer US , 2011 , pp. 1041 -- 1043 . J. Dongarra and P. Luszczek, \"Livermore Loops,\" in Encyclopedia of Parallel Computing. Springer US, 2011, pp. 1041--1043."},{"key":"e_1_3_2_1_11_1","unstructured":"L.-N. Pouchet \"PolyBench\/C--the Polyhedral Benchmark suite \" http:\/\/web.cse.ohio-state.edu\/ pouchet\/software\/polybench\/.  L.-N. Pouchet \"PolyBench\/C--the Polyhedral Benchmark suite \" http:\/\/web.cse.ohio-state.edu\/ pouchet\/software\/polybench\/."},{"key":"e_1_3_2_1_12_1","volume-title":"An Integer Set Library for the Polyhedral Model,\" in ICMS","author":"Verdoolaege S.","year":"2010","unstructured":"S. Verdoolaege , \"isl : An Integer Set Library for the Polyhedral Model,\" in ICMS , 2010 . S. Verdoolaege, \"isl: An Integer Set Library for the Polyhedral Model,\" in ICMS, 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278780.1278807"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_15_1","volume-title":"Operation Scheduling: Algorithms and Applications,\" in High-Level Synthesis","author":"Wang G.","year":"2008","unstructured":"G. Wang , W. Gong , and R. Kastner , \" Operation Scheduling: Algorithms and Applications,\" in High-Level Synthesis . Springer , 2008 . G. Wang, W. Gong, and R. Kastner, \"Operation Scheduling: Algorithms and Applications,\" in High-Level Synthesis. Springer, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689065"},{"key":"e_1_3_2_1_17_1","unstructured":"Xilinx Inc. \"Vivado Design Suite User Guide--Synthesis \" 2015.  Xilinx Inc. \"Vivado Design Suite User Guide--Synthesis \" 2015."},{"key":"e_1_3_2_1_18_1","first-page":"236","volume-title":"ser. LNCS","author":"Rau B.","year":"1992","unstructured":"B. Rau , \"Data Flow and Dependence Analysis for Instruction Level Parallelism,\" in Languages and Compilers for Parallel Computing , ser. LNCS . Springer , 1992 , vol. 589 , pp. 236 -- 250 . B. Rau, \"Data Flow and Dependence Analysis for Instruction Level Parallelism,\" in Languages and Compilers for Parallel Computing, ser. LNCS. Springer, 1992, vol. 589, pp. 236--250."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127767"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/978-3-319-19458-5_3","volume-title":"Intra-procedural optimization of the numerical accuracy of programs,\" in Formal Methods for Industrial Critical Systems, ser. LNCS","author":"Damouche N.","year":"2015","unstructured":"N. Damouche , M. Martel , and A. Chapoutot , \" Intra-procedural optimization of the numerical accuracy of programs,\" in Formal Methods for Industrial Critical Systems, ser. LNCS . Springer , 2015 , vol. 9128 , pp. 31 -- 46 . N. Damouche, M. Martel, and A. Chapoutot, \"Intra-procedural optimization of the numerical accuracy of programs,\" in Formal Methods for Industrial Critical Systems, ser. LNCS. Springer, 2015, vol. 9128, pp. 31--46."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737959"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382566"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378485"},{"key":"e_1_3_2_1_26_1","volume-title":"Revisiting the reduction circuit: A case study for simultaneous architecture and precision optimisation,\" in FPT","author":"Boland D.","year":"2013","unstructured":"D. Boland and G. Constantinides , \" Revisiting the reduction circuit: A case study for simultaneous architecture and precision optimisation,\" in FPT , 2013 . D. Boland and G. Constantinides, \"Revisiting the reduction circuit: A case study for simultaneous architecture and precision optimisation,\" in FPT, 2013."}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847282","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:24Z","timestamp":1750225704000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847282"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":26,"alternative-id":["10.1145\/2847263.2847282","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847282","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}