{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:43Z","timestamp":1750306483777,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006445","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1149285"],"award-info":[{"award-number":["CNS-1149285"]}],"id":[{"id":"10.13039\/100006445","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847301","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"282-282","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Doubling FPGA Throughput via a Soft SerDes Architecture for Full-Bandwidth Serial Pipelining (Abstract Only)"],"prefix":"10.1145","author":[{"given":"Aaron","family":"Landy","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera. The evolution of high-speed transceiver technology. White paper Altera 101 Innovation Drive San Jose CA 95134 2002.  Altera. The evolution of high-speed transceiver technology. White paper Altera 101 Innovation Drive San Jose CA 95134 2002."},{"volume-title":"Proceedings of the PLD Conference, 1993","year":"1993","author":"Andraka R. J.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","unstructured":"G. Baylock. Technique for converting either way between a plurality of n synchronized serial bit streams and a parallel tdm format May 8 1990. US Patent 4 924 464.  G. Baylock. Technique for converting either way between a plurality of n synchronized serial bit streams and a parallel tdm format May 8 1990. US Patent 4 924 464."},{"key":"e_1_3_2_1_4_1","unstructured":"H. Charych and S. Chattopadhya. Serial-to-parallel and parallel-to-serial converter July 28 1992. US Patent 5 134 702.  H. Charych and S. Chattopadhya. Serial-to-parallel and parallel-to-serial converter July 28 1992. US Patent 5 134 702."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675239"},{"issue":"1","key":"e_1_3_2_1_6_1","first-page":"62","article-title":"Designing systolic arrays using digit-serial arithmetic. Circuits and Systems II: Analog and Digital Signal Processing","volume":"39","author":"Corbett P.","year":"1992","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1990.145489"},{"key":"e_1_3_2_1_8_1","first-page":"215","volume-title":"Solid-State Circuits Conference, 1982. ESSCIRC '82. Eighth European","author":"Denyer P.","year":"1982"},{"key":"e_1_3_2_1_9_1","unstructured":"J. Elliott and J. Elliott. Parallel to serial converter Mar. 22 1983. US Patent 4 377 806.  J. Elliott and J. Elliott. Parallel to serial converter Mar. 22 1983. US Patent 4 377 806."},{"key":"e_1_3_2_1_10_1","unstructured":"M. Flavio and P. Giovanni. Multiplexing\/demultiplexing network with series\/parallel conversion for tdm system Oct. 21 1975. US Patent 3 914 553.  M. Flavio and P. Giovanni. Multiplexing\/demultiplexing network with series\/parallel conversion for tdm system Oct. 21 1975. US Patent 3 914 553."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145704"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100433"},{"issue":"6","key":"e_1_3_2_1_13_1","first-page":"707","article-title":"Digit-serial processing techniques. Circuits and Systems","volume":"37","author":"Hartley R.","year":"1990","journal-title":"IEEE Transactions on}"},{"key":"e_1_3_2_1_14_1","unstructured":"R. Hartley P. Corbett F. Yassa and S. Noujaim. To-digit-serial converters for systems processing data in digit-serial format July 17 1990. US Patent 4 942 396.  R. Hartley P. Corbett F. Yassa and S. Noujaim. To-digit-serial converters for systems processing data in digit-serial format July 17 1990. US Patent 4 942 396."},{"key":"e_1_3_2_1_15_1","unstructured":"E. A. Herrera and F. M. Merrell. Serial-parallel mode digital converter Aug. 16 1966. US Patent 3 267 460.  E. A. Herrera and F. M. Merrell. Serial-parallel mode digital converter Aug. 16 1966. US Patent 3 267 460."},{"key":"e_1_3_2_1_16_1","unstructured":"G. Hush J. Baker and T. Voshell. Serial to parallel conversion with phase locked loop Jan. 28 1997. US Patent 5 598 1  G. Hush J. Baker and T. Voshell. Serial to parallel conversion with phase locked loop Jan. 28 1997. US Patent 5 598 1"},{"key":"e_1_3_2_1_17_1","unstructured":"H. Koenig. Parallel to serial digital converter May 10 1977. US Patent 4 023 144.  H. Koenig. Parallel to serial digital converter May 10 1977. US Patent 4 023 144."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.53"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093315"},{"key":"e_1_3_2_1_20_1","unstructured":"A. Miller. Fpga implemented bit-serial multiplier and infinite impulse response filter June 24 2003. US Patent 6 584 481.  A. Miller. Fpga implemented bit-serial multiplier and infinite impulse response filter June 24 2003. US Patent 6 584 481."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.1994.287878"},{"issue":"6","key":"e_1_3_2_1_23_1","first-page":"271","article-title":"Radix-4 modules for high-performance bit-serial computation. Computers and Digital Techniques","volume":"134","author":"Smith S.","year":"1987","journal-title":"IEEE Proceedings E"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676865"},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx 7CLB2013 7 Series FPGAs Configurable Logic Block. Xilinx 1.5 edition August 2013.  Xilinx 7CLB2013 7 Series FPGAs Configurable Logic Block. Xilinx 1.5 edition August 2013."},{"key":"e_1_3_2_1_26_1","unstructured":"Xilinx Libraries Xilinx 7 Series FPGA and Zynq-7000 All Programmable SoC Libraries Guide for HDL Designs (UG768). Xilinx 14.7 edition October 2013.  Xilinx Libraries Xilinx 7 Series FPGA and Zynq-7000 All Programmable SoC Libraries Guide for HDL Designs (UG768). Xilinx 14.7 edition October 2013."},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx Constraints Guide (UG625). Xilinx 14.5 edition April 2013.  Xilinx Constraints Guide (UG625). Xilinx 14.5 edition April 2013."},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx Select IO 7 Series FPGAs SelectIO Resources. Xilinx 1.6 edition September 2015.  Xilinx Select IO 7 Series FPGAs SelectIO Resources. Xilinx 1.6 edition September 2015."},{"key":"e_1_3_2_1_29_1","unstructured":"Xilinx Switching Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics. Xilinx 1.23 edition June 2015.  Xilinx Switching Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics. Xilinx 1.23 edition June 2015."}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847301","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:24Z","timestamp":1750225704000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847301"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":29,"alternative-id":["10.1145\/2847263.2847301","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847301","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}