{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:18Z","timestamp":1750306458749,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2015-EP-2650"],"award-info":[{"award-number":["2015-EP-2650"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847325","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"275-275","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ENFIRE"],"prefix":"10.1145","author":[{"given":"Wenchao","family":"Qian","sequence":"first","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Babecki","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Karam","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"137","volume-title":"IEEE International Symposium on Electronic Design, Test & Applications","author":"Leong P.","year":"2008"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/11847083_40"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"N. Banerjee K. Roy H. Mahmoodi and S. Bhunia \"Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating \" Design Automation and Test in Europe 2006.   N. Banerjee K. Roy H. Mahmoodi and S. Bhunia \"Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating \" Design Automation and Test in Europe 2006.","DOI":"10.1109\/DATE.2006.243769"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0289-9"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344418.1344426"},{"key":"e_1_3_2_1_9_1","article-title":"MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications","volume":"99","author":"Paul S.","year":"2014","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041556"},{"key":"e_1_3_2_1_11_1","unstructured":"VPR and T-VPack 5.0.2 Full CAD Flow for Heterogeneous FPGAs. {Online}. Available: http:\/\/www.eecg.utoronto.ca\/vpr\/  VPR and T-VPack 5.0.2 Full CAD Flow for Heterogeneous FPGAs. {Online}. Available: http:\/\/www.eecg.utoronto.ca\/vpr\/"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165232"},{"key":"e_1_3_2_1_13_1","unstructured":"J. Hammersley. \"Monte Carlo Methods \" Springer Science & Business Media 2013.  J. Hammersley. \"Monte Carlo Methods \" Springer Science & Business Media 2013."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"e_1_3_2_1_15_1","unstructured":"FPGA Architecture for the Challenge. {Online}. Available: http:\/\/www.eecg.toronto.edu\/ vaughn\/challenge\/fpga_arch.html  FPGA Architecture for the Challenge. {Online}. Available: http:\/\/www.eecg.toronto.edu\/ vaughn\/challenge\/fpga_arch.html"},{"key":"e_1_3_2_1_16_1","unstructured":"The Benchmark Archives at CBL. {Online}. Available: http:\/\/www.cbl.ncsu.edu\/benchmarks\/Benchmarks-upto-1996.html  The Benchmark Archives at CBL. {Online}. Available: http:\/\/www.cbl.ncsu.edu\/benchmarks\/Benchmarks-upto-1996.html"},{"key":"e_1_3_2_1_17_1","unstructured":"Graphviz - graph visualization software. {Online}. Available: http:\/\/www.graphviz.org\/  Graphviz - graph visualization software. {Online}. Available: http:\/\/www.graphviz.org\/"},{"key":"e_1_3_2_1_18_1","unstructured":"Berkeley Logic Interchange Format. {Online}. Available: https:\/\/www.ece.cmu.edu\/ ee760\/760docs\/blif.pdf  Berkeley Logic Interchange Format. {Online}. Available: https:\/\/www.ece.cmu.edu\/ ee760\/760docs\/blif.pdf"},{"key":"e_1_3_2_1_19_1","unstructured":"Quartus II Subscription Edition Software. {Online}. Available: http:\/\/www.altera.com\/products\/software\/quartus-ii\/subscription-edition\/qts-se-index.html  Quartus II Subscription Edition Software. {Online}. Available: http:\/\/www.altera.com\/products\/software\/quartus-ii\/subscription-edition\/qts-se-index.html"},{"key":"e_1_3_2_1_20_1","unstructured":"Synopsys DC Ultra. {Online}. Available: http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/DCUltra\/Pages\/default.aspx  Synopsys DC Ultra. {Online}. Available: http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/DCUltra\/Pages\/default.aspx"},{"key":"e_1_3_2_1_21_1","unstructured":"RASP - FPGA\/CPLD Technology Mapping and Synthesis Package. {Online}. Available: http:\/\/cadlab.cs.ucla.edu\/software_release\/rasp\/htdocs\/  RASP - FPGA\/CPLD Technology Mapping and Synthesis Package. {Online}. Available: http:\/\/cadlab.cs.ucla.edu\/software_release\/rasp\/htdocs\/"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591561"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275138"},{"key":"e_1_3_2_1_24_1","unstructured":"HSPICE. {Online}. Available: https:\/\/www.synopsys.com\/tools\/Verification\/AMSVerification\/CircuitSimulation\/HSPICE\/Pages\/default.aspx  HSPICE. {Online}. Available: https:\/\/www.synopsys.com\/tools\/Verification\/AMSVerification\/CircuitSimulation\/HSPICE\/Pages\/default.aspx"},{"key":"e_1_3_2_1_25_1","unstructured":"Synopsys 32\/28nm Generic Library for Teaching IC Design. {Online}. Available: http:\/\/www.synopsys.com\/Community\/UniversityProgram\/Pages\/32-28nm-generic-library.aspx  Synopsys 32\/28nm Generic Library for Teaching IC Design. {Online}. Available: http:\/\/www.synopsys.com\/Community\/UniversityProgram\/Pages\/32-28nm-generic-library.aspx"},{"key":"e_1_3_2_1_26_1","first-page":"924","article-title":"Analysis of impact of FPGA routing architecture parameters on area and delay","author":"Schafer C.","year":"2011","journal-title":"Telecommunications Forum (TELFOR)"},{"key":"e_1_3_2_1_27_1","unstructured":"VCS. {Online}. Available: http:\/\/www.synopsys.com\/Tools\/Verification\/FunctionalVerification\/Pages\/VCS.aspx  VCS. {Online}. Available: http:\/\/www.synopsys.com\/Tools\/Verification\/FunctionalVerification\/Pages\/VCS.aspx"},{"key":"e_1_3_2_1_28_1","unstructured":"PowerPlay Early Power Estimators (EPE) and Power Analyzer. {Online}. Available: https:\/\/www.altera.com\/support\/support-resources\/devices\/power\/pow-powerplay.html  PowerPlay Early Power Estimators (EPE) and Power Analyzer. {Online}. Available: https:\/\/www.altera.com\/support\/support-resources\/devices\/power\/pow-powerplay.html"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950419"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847325","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:26Z","timestamp":1750225406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847325"}},"subtitle":["An Energy-efficient Fine-grained Spatio-temporal Reconfigurable Computing Fabric (Abstact Only)"],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":30,"alternative-id":["10.1145\/2847263.2847325","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847325","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}