{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:09Z","timestamp":1763468289763,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-C-0005"],"award-info":[{"award-number":["HR0011-13-C-0005"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847334","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T11:26:02Z","timestamp":1454585162000},"page":"100-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Pitfalls and Tradeoffs in Simultaneous, On-Chip FPGA Delay Measurement"],"prefix":"10.1145","author":[{"given":"Timothy A.","family":"Linscott","sequence":"first","affiliation":[{"name":"Seattle University, Seattle, WA, USA"}]},{"given":"Benjamin","family":"Gojman","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]},{"given":"Raphael","family":"Rubin","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]},{"given":"Andre","family":"DeHon","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www.altera.com\/education\/univ\/research\/quip\/unv-quip.html","author":"QUIP.","year":"2005","unstructured":"Altera. QUIP. http:\/\/www.altera.com\/education\/univ\/research\/quip\/unv-quip.html, 2005."},{"volume-title":"Cyclone III Device Handbook","year":"2011","key":"e_1_3_2_1_2_1","unstructured":"Altera. Cyclone III Device Handbook Volume I. http:\/\/www.altera.com\/literature\/hb\/cyc3\/cyclone3_handbook.pdf, 2011."},{"volume-title":"March","year":"2012","key":"e_1_3_2_1_3_1","unstructured":"Altera. White paper 01148-2.0: Reducing power consumption and increasing bandwidth on 28-nm FPGAs. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01148-stxv-power-consumption.pdf, March 2012."},{"volume-title":"Cyclone V Device Handbook. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/cyclone-v\/cv_5v2.pdf","year":"2015","key":"e_1_3_2_1_4_1","unstructured":"Altera. Cyclone V Device Handbook. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/cyclone-v\/cv_5v2.pdf, 2015."},{"key":"e_1_3_2_1_5_1","volume-title":"December","author":"Betz V.","year":"2015","unstructured":"V. Betz. Cyclone 3 configurable clock architecture. personal communications, December 2015."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"B. Gojman. GROK-FPGA: Generating Real On-chip Knowledge for FPGA Fine-Grain Delays using Timing Extraction. PhD thesis University of Pennsylvania 2014.","DOI":"10.1109\/FCCM.2014.31"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597889"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145710"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770808"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681770"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847334","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847334","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:23:27Z","timestamp":1763457807000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847334"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":12,"alternative-id":["10.1145\/2847263.2847334","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847334","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}