{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:18Z","timestamp":1750306458740,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847341","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"173-178","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Just In Time Assembly of Accelerators"],"prefix":"10.1145","author":[{"given":"Sen","family":"Ma","sequence":"first","affiliation":[{"name":"University of Arkansas, Fayetteville, AR, USA"}]},{"given":"Zeyad","family":"Aklah","sequence":"additional","affiliation":[{"name":"University of Arkansas, Fayetteville, AR, USA"}]},{"given":"David","family":"Andrews","sequence":"additional","affiliation":[{"name":"University of Arkansas, Fayetteville, AR, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.68"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"2014 24th International Conference on","author":"George N.","year":"2014","unstructured":"N. George , H. Lee , D. Novo , T. Rompf , K. Brown , A. Sujeeth , M. Odersky , K. Olukotun , and P. Ienne , \" Hardware system synthesis from domain-specific languages,\" in Field Programmable Logic and Applications (FPL) , 2014 24th International Conference on , Sept 2014 , pp. 1 -- 8 . N. George, H. Lee, D. Novo, T. Rompf, K. Brown, A. Sujeeth, M. Odersky, K. Olukotun, and P. Ienne, \"Hardware system synthesis from domain-specific languages,\" in Field Programmable Logic and Applications (FPL), 2014 24th International Conference on, Sept 2014, pp. 1--8."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"2015 25th International Conference on","author":"Ma S.","year":"2015","unstructured":"S. Ma , Z. Aklah , and D. Andrews , \" A run time interpretation approach for creating custom accelerators,\" in Field Programmable Logic and Applications (FPL) , 2015 25th International Conference on , Sept 2015 , pp. 1 -- 4 . S. Ma, Z. Aklah, and D. Andrews, \"A run time interpretation approach for creating custom accelerators,\" in Field Programmable Logic and Applications (FPL), 2015 25th International Conference on, Sept 2015, pp. 1--4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650333"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1749603.1749604"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.49"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450107"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"2013 23rd International Conference on","author":"Capalija D.","year":"2013","unstructured":"D. Capalija and T. Abdelrahman , \" A high-performance overlay architecture for pipelined execution of data flow graphs,\" in Field Programmable Logic and Applications (FPL) , 2013 23rd International Conference on , Sept 2013 , pp. 1 -- 8 . D. Capalija and T. Abdelrahman, \"A high-performance overlay architecture for pipelined execution of data flow graphs,\" in Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, Sept 2013, pp. 1--8."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847341","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:26Z","timestamp":1750225406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847341"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":10,"alternative-id":["10.1145\/2847263.2847341","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847341","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}