{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:18:35Z","timestamp":1763457515073,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,21]],"date-time":"2016-02-21T00:00:00Z","timestamp":1456012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001348","name":"Agency for Science, Technology and Research","doi-asserted-by":"publisher","award":["Human Sixth Sense Program"],"award-info":[{"award-number":["Human Sixth Sense Program"]}],"id":[{"id":"10.13039\/501100001348","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,21]]},"DOI":"10.1145\/2847263.2847344","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T16:26:02Z","timestamp":1454603162000},"page":"5-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["FCUDA-SoC"],"prefix":"10.1145","author":[{"given":"Tan","family":"Nguyen","sequence":"first","affiliation":[{"name":"Advanced Digital Sciences Center, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swathi","family":"Gurumani","sequence":"additional","affiliation":[{"name":"Advanced Digital Sciences Center, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyle","family":"Rupnow","sequence":"additional","affiliation":[{"name":"Advanced Digital Sciences Center, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana-Champaign, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,2,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645496"},{"key":"e_1_3_2_1_2_1","unstructured":"ALTERA. Altera SDK for OpenCL. http:\/\/www.altera.com\/products\/software\/opencl\/opencl-index.html.  ALTERA. Altera SDK for OpenCL. http:\/\/www.altera.com\/products\/software\/opencl\/opencl-index.html."},{"volume-title":"Avalon Bus Specification Reference Manual","year":"2003","key":"e_1_3_2_1_3_1","unstructured":"Altera. Avalon Bus Specification Reference Manual . 2003 . Altera. Avalon Bus Specification Reference Manual. 2003."},{"key":"e_1_3_2_1_4_1","unstructured":"ARM. AMBA AXI and ACE Protocol Specification. http:\/\/www.arm.com.  ARM. AMBA AXI and ACE Protocol Specification. http:\/\/www.arm.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869469"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_7_1","volume-title":"FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow","author":"Chen Y.","year":"2015","unstructured":"Y. Chen , S. Gurumani , Y. Liang , G. Li , D. Guo , K. Rupnow , and D. Chen . FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow . IEEE TVLSI , PP(99):1--14, 2015 . Y. Chen, S. Gurumani, Y. Liang, G. Li, D. Guo, K. Rupnow, and D. Chen. FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow. IEEE TVLSI, PP(99):1--14, 2015."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.29"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380772"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689089"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509613"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650335"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645504"},{"key":"e_1_3_2_1_16_1","volume-title":"An Analytical Model of Logic Resource Utilization for FPGA Architecture Development. Master's thesis","author":"Lam A. H.","year":"2010","unstructured":"A. H. Lam . An Analytical Model of Logic Resource Utilization for FPGA Architecture Development. Master's thesis , University of British Columbia , 2010 . A. H. Lam. An Analytical Model of Logic Resource Utilization for FPGA Architecture Development. Master's thesis, University of British Columbia, 2010."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488747"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.29"},{"key":"e_1_3_2_1_20_1","volume-title":"CARL","author":"Parashar A.","year":"2010","unstructured":"A. Parashar , M. Adler , K. Fleming , M. Pellauer , and J. Emer . LEAP : A virtual platform architecture for FPGAs . In CARL , 2010 . A. Parashar, M. Adler, K. Fleming, M. Pellauer, andJ. Emer. LEAP: A virtual platform architecture for FPGAs. In CARL, 2010."},{"key":"e_1_3_2_1_21_1","volume-title":"Wishbone bus Architecture-A Survey and Comparison. arXiv preprint arXiv:1205.1860","author":"Sharma M.","year":"2012","unstructured":"M. Sharma and D. Kumar . Wishbone bus Architecture-A Survey and Comparison. arXiv preprint arXiv:1205.1860 , 2012 . M. Sharma and D. Kumar. Wishbone bus Architecture-A Survey and Comparison. arXiv preprint arXiv:1205.1860, 2012."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.46"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718342"},{"key":"e_1_3_2_1_26_1","unstructured":"Xilinx. Vivado High-Level Synthesis. http:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html.  Xilinx. Vivado High-Level Synthesis. http:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html."},{"key":"e_1_3_2_1_27_1","unstructured":"Xilinx. Xilinx SDAccel. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html.  Xilinx. Xilinx SDAccel. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html."},{"key":"e_1_3_2_1_28_1","unstructured":"Xilinx. Xilinx SDSoC. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdsoc.html.  Xilinx. Xilinx SDSoC. http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdsoc.html."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554775"}],"event":{"name":"FPGA'16: The 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA'16"},"container-title":["Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847344","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2847263.2847344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:26Z","timestamp":1750225406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2847263.2847344"}},"subtitle":["Platform Integration for Field-Programmable SoC with the CUDA-to-FPGA Compiler"],"short-title":[],"issued":{"date-parts":[[2016,2,21]]},"references-count":28,"alternative-id":["10.1145\/2847263.2847344","10.1145\/2847263"],"URL":"https:\/\/doi.org\/10.1145\/2847263.2847344","relation":{},"subject":[],"published":{"date-parts":[[2016,2,21]]},"assertion":[{"value":"2016-02-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}