{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:00Z","timestamp":1772164080493,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,27]],"date-time":"2016-02-27T00:00:00Z","timestamp":1456531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,27]]},"DOI":"10.1145\/2851141.2851194","type":"proceedings-article","created":{"date-parts":[[2016,2,22]],"date-time":"2016-02-22T08:18:49Z","timestamp":1456129129000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Affinity-aware work-stealing for integrated CPU-GPU processors"],"prefix":"10.1145","author":[{"given":"Naila","family":"Farooqui","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Rajkishore","family":"Barik","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Brian T.","family":"Lewis","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Tatiana","family":"Shpeisman","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Karsten","family":"Schwan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2016,2,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel thread building blocks. URL www.threadbuildingblocks.org.  Intel thread building blocks. URL www.threadbuildingblocks.org."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693504"},{"key":"e_1_3_2_1_5_1","volume-title":"In Fifth Conference on Partitioned Global Address Space Programming Models","author":"Min S.","year":"2011"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628088"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523756"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"}],"event":{"name":"PPoPP '16: 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"Barcelona Spain","acronym":"PPoPP '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2851141.2851194","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2851141.2851194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:39:14Z","timestamp":1750207154000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2851141.2851194"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,27]]},"references-count":8,"alternative-id":["10.1145\/2851141.2851194","10.1145\/2851141"],"URL":"https:\/\/doi.org\/10.1145\/2851141.2851194","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3016078.2851194","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,2,27]]},"assertion":[{"value":"2016-02-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}