{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:58:39Z","timestamp":1768031919442,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,2,29]],"date-time":"2016-02-29T00:00:00Z","timestamp":1456704000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,2,29]]},"DOI":"10.1145\/2854038.2854052","type":"proceedings-article","created":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T15:33:04Z","timestamp":1456846384000},"page":"70-81","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["A black-box approach to energy-aware scheduling on integrated CPU-GPU systems"],"prefix":"10.1145","author":[{"given":"Rajkishore","family":"Barik","sequence":"first","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Naila","family":"Farooqui","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, USA"}]},{"given":"Brian T.","family":"Lewis","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Chunling","family":"Hu","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]},{"given":"Tatiana","family":"Shpeisman","sequence":"additional","affiliation":[{"name":"Intel Labs, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,2,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544165"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/324446a0"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597809.2597822"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597948"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525854"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815998"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel Performance Counter Monitor. URL https:\/\/software.intel.com\/en-us\/articles\/ intel-performance-counter-monitor.  Intel Performance Counter Monitor. URL https:\/\/software.intel.com\/en-us\/articles\/ intel-performance-counter-monitor."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Thread Building Blocks. URL https:\/\/www. threadingbuildingblocks.org\/.  Intel Thread Building Blocks. URL https:\/\/www. threadingbuildingblocks.org\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2738600.2738602"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628088"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525847"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523756"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2012.31"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525852"},{"key":"e_1_3_2_1_18_1","unstructured":"OpenSource Computer Vision Library. URL http: \/\/sourceforge.net\/projects\/opencvlibrary\/.  OpenSource Computer Vision Library. URL http: \/\/sourceforge.net\/projects\/opencvlibrary\/."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503227"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451162"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522715"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525856"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541974"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555302"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370873"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056063"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"}],"event":{"name":"CGO '16: 14th Annual IEEE\/ACM International Symposium on Code Generation and Optimization","location":"Barcelona Spain","acronym":"CGO '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 2016 International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2854038.2854052","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2854038.2854052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:30Z","timestamp":1750273470000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2854038.2854052"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,29]]},"references-count":27,"alternative-id":["10.1145\/2854038.2854052","10.1145\/2854038"],"URL":"https:\/\/doi.org\/10.1145\/2854038.2854052","relation":{},"subject":[],"published":{"date-parts":[[2016,2,29]]},"assertion":[{"value":"2016-02-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}