{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:40:07Z","timestamp":1765356007021,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,1,20]],"date-time":"2016-01-20T00:00:00Z","timestamp":1453248000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,1,20]]},"DOI":"10.1145\/2858930.2858937","type":"proceedings-article","created":{"date-parts":[[2016,1,29]],"date-time":"2016-01-29T15:05:10Z","timestamp":1454079910000},"page":"37-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["AEGIS-Based Efficient Solution for Secure Reconfiguration of FPGAs"],"prefix":"10.1145","author":[{"given":"Karim M.","family":"Abdellatif","sequence":"first","affiliation":[{"name":"Department of Secure Architectures and Systems Center of Microelectronics in Provence (CMP), France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roselyne","family":"Chotin-Avot","sequence":"additional","affiliation":[{"name":"LIP6-SoC Laboratory, University of Paris VI, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[{"name":"LIP6-SoC Laboratory, University of Paris VI, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,1,20]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1016\/j.micpro.2014.03.006"},{"unstructured":"K. Austin. Data Security Arrangements for Semiconductor Programmable Devices Feb. 7 1995. US Patent 5 388 157.  K. Austin. Data Security Arrangements for Semiconductor Programmable Devices Feb. 7 1995. US Patent 5 388 157.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/ReConFig.2012.6416743"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1504\/IJES.2006.010166"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1007\/978-3-540-71431-6_7","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"Drimer S.","year":"2007"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.5555\/647926.739074"},{"doi-asserted-by":"crossref","unstructured":"D. Khovratovich and C. Rechberger. The LOCAL attack: Cryptanalysis of the authenticated encryption scheme ALE. pages 174--184 2014.  D. Khovratovich and C. Rechberger. The LOCAL attack: Cryptanalysis of the authenticated encryption scheme ALE. pages 174--184 2014.","key":"e_1_3_2_1_7_1","DOI":"10.1007\/978-3-662-43414-7_9"},{"unstructured":"A. Lesea. IP security in FPGAs. http:\/\/direct.xilinx.com\/bvdocs\/whitepapers\/wp261.pdf 2007.  A. Lesea. IP security in FPGAs. http:\/\/direct.xilinx.com\/bvdocs\/whitepapers\/wp261.pdf 2007.","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1344671.1344729"},{"volume-title":"George Mason University","year":"2005","author":"Parelkar M. M.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","first-page":"441","volume":"197","author":"Pub N.","year":"2001","journal-title":"Federal Information Processing Standards Publication"},{"volume-title":"XILINX","year":"2005","author":"Tseng C.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"crossref","unstructured":"H. Wu and B. Preneel. Aegis: A fast authenticated encryption algorithm. 2013. http:\/\/eprint.iacr.org\/.  H. Wu and B. Preneel. Aegis: A fast authenticated encryption algorithm. 2013. http:\/\/eprint.iacr.org\/.","key":"e_1_3_2_1_13_1","DOI":"10.1007\/978-3-662-43414-7_10"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1007\/978-3-642-42033-7_20"},{"unstructured":"Xilinx. Virtex-6 FPGA Configuration User Guide.  Xilinx. Virtex-6 FPGA Configuration User Guide.","key":"e_1_3_2_1_15_1"}],"event":{"sponsor":["Politecnico di Milano Politecnico di Milano","HiPEAC HiPEAC Network of Excellence"],"acronym":"CS2 '16","name":"CS2 '16: Third Workshop on Cryptography and Security in Computing Systems","location":"Prague Czech Republic"},"container-title":["Proceedings of the Third Workshop on Cryptography and Security in Computing Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2858930.2858937","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2858930.2858937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:03Z","timestamp":1750227123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2858930.2858937"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,20]]},"references-count":15,"alternative-id":["10.1145\/2858930.2858937","10.1145\/2858930"],"URL":"https:\/\/doi.org\/10.1145\/2858930.2858937","relation":{},"subject":[],"published":{"date-parts":[[2016,1,20]]},"assertion":[{"value":"2016-01-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}