{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T07:33:44Z","timestamp":1769758424255,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,3,13]],"date-time":"2016-03-13T00:00:00Z","timestamp":1457827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,13]]},"DOI":"10.1145\/2870650.2870653","type":"proceedings-article","created":{"date-parts":[[2016,3,3]],"date-time":"2016-03-03T16:21:01Z","timestamp":1457022061000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["An evaluation of current SIMD programming models for C++"],"prefix":"10.1145","author":[{"given":"Angela","family":"Pohl","sequence":"first","affiliation":[{"name":"TU Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biagio","family":"Cosenza","sequence":"additional","affiliation":[{"name":"TU Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauricio Alvarez","family":"Mesa","sequence":"additional","affiliation":[{"name":"TU Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi Ching","family":"Chi","sequence":"additional","affiliation":[{"name":"TU Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[{"name":"TU Berlin, Berlin, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"A Guide to Auto-vectorization with Intel C++ Compilers. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/","year":"2012","unstructured":"Intel. A Guide to Auto-vectorization with Intel C++ Compilers. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/ , 2012 Intel. A Guide to Auto-vectorization with Intel C++ Compilers. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/, 2012"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996853"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.18"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133996"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454119"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_3_2_1_9_1","volume-title":"Porpodas and Timothy M. Jones. Throttling Automatic Vectorization: When Less Is More. 24th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Vasileios","year":"2015","unstructured":"Vasileios Porpodas and Timothy M. Jones. Throttling Automatic Vectorization: When Less Is More. 24th International Conference on Parallel Architectures and Compilation Techniques (PACT) , 2015 Vasileios Porpodas and Timothy M. Jones. Throttling Automatic Vectorization: When Less Is More. 24th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2015"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.33"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.38"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254106"},{"key":"e_1_3_2_1_13_1","volume-title":"Version 2.1, Revision 23","author":"Howes Lee","year":"2015","unstructured":"Lee Howes . The OpenCL Specification , Version 2.1, Revision 23 . Khronos Group , 2015 Lee Howes. The OpenCL Specification, Version 2.1, Revision 23. Khronos Group, 2015"},{"key":"e_1_3_2_1_14_1","volume-title":"Multimedia Instruction Sets for General Purpose Microprocessors: a Survey","author":"Slingerland N.","year":"2000","unstructured":"N. Slingerland and A. Smith . Multimedia Instruction Sets for General Purpose Microprocessors: a Survey . University of California , 2000 N. Slingerland and A. Smith. Multimedia Instruction Sets for General Purpose Microprocessors: a Survey. University of California, 2000"},{"key":"e_1_3_2_1_15_1","volume-title":"Boost.SIMD: Generic Programming for Portable SIMDization. In WPMVP 2014","author":"Est\u00e9rie P.","unstructured":"P. Est\u00e9rie , J. Falcou , M. Gaunard and J. Laprest\u00e9 . Boost.SIMD: Generic Programming for Portable SIMDization. In WPMVP 2014 P. Est\u00e9rie, J. Falcou, M. Gaunard and J. Laprest\u00e9. Boost.SIMD: Generic Programming for Portable SIMDization. In WPMVP 2014"},{"key":"e_1_3_2_1_16_1","author":"Chi C.","year":"2014","unstructured":"C. Chi , M. Alvarez-Mesa , B. Bross , B. Juurlink and T. Schierl . SIMD Acceleration for HEVC Decoding. In IEEE Transactions on Circuits and Systems for Video Technology , 2014 C. Chi, M. Alvarez-Mesa, B. Bross, B. Juurlink and T. Schierl. SIMD Acceleration for HEVC Decoding. In IEEE Transactions on Circuits and Systems for Video Technology, 2014","journal-title":"SIMD Acceleration for HEVC Decoding. In IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"e_1_3_2_1_17_1","unstructured":"OpenMP Architecture Review Board. OpenMP Application Program Interface. http:\/\/www.openmp.org\/mp-documents\/OpenMP4.0.0.pdf 2013  OpenMP Architecture Review Board. OpenMP Application Program Interface . http:\/\/www.openmp.org\/mp-documents\/OpenMP4.0.0.pdf 2013"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2013.21"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07518-1_29"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2568058.2568059"},{"key":"e_1_3_2_1_21_1","volume-title":"ISPASS","author":"Cebrian J.","year":"2014","unstructured":"J. Cebrian , M. Jahre and L. Natvig . Opimized Hardware for Suboptimal Software: The Case for SIMD-aware Benchmarks . In ISPASS , 2014 J. Cebrian, M. Jahre and L. Natvig. Opimized Hardware for Suboptimal Software: The Case for SIMD-aware Benchmarks. In ISPASS, 2014"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.1149"},{"key":"e_1_3_2_1_23_1","volume-title":"Introduction to Intel Advanced Vector Extensions. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-intel-advanced-vector-extensions","author":"Intel Corp.","year":"2015","unstructured":"Intel Corp. Introduction to Intel Advanced Vector Extensions. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-intel-advanced-vector-extensions , 2015 Intel Corp. Introduction to Intel Advanced Vector Extensions. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-intel-advanced-vector-extensions, 2015"},{"key":"e_1_3_2_1_24_1","unstructured":"Freescale Seminconductor. AltiVec Technology Programming Interface Manual. http:\/\/www.freescale.com\/files\/32bit\/doc\/ref_manual\/ALTIVECPIM.pdf 1999  Freescale Seminconductor. AltiVec Technology Programming Interface Manual . http:\/\/www.freescale.com\/files\/32bit\/doc\/ref_manual\/ALTIVECPIM.pdf 1999"},{"key":"e_1_3_2_1_25_1","volume-title":"Intel Intrinsics Guide. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/","author":"Intel Corp.","year":"2015","unstructured":"Intel Corp. Intel Intrinsics Guide. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/ , 2015 Intel Corp. Intel Intrinsics Guide. https:\/\/software.intel.com\/sites\/landingpage\/IntrinsicsGuide\/, 2015"},{"key":"e_1_3_2_1_26_1","unstructured":"ARM Ltd. Neon Intrinsics Guide. http:\/\/infocenter.arm.com\/help\/index.jsp?topic=\/com.arm.doc.dui0491h\/CIHJBEFE.html 2015  ARM Ltd. Neon Intrinsics Guide . http:\/\/infocenter.arm.com\/help\/index.jsp?topic=\/com.arm.doc.dui0491h\/CIHJBEFE.html 2015"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145825"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339601"},{"key":"e_1_3_2_1_29_1","volume-title":"https:\/\/ispc.github.io\/example.html","author":"Intel Corp.","year":"2015","unstructured":"Intel Corp. Intel SPMD Program Compiler - A Simple ispc Example . https:\/\/ispc.github.io\/example.html , 2015 Intel Corp.Intel SPMD Program Compiler - A Simple ispc Example. https:\/\/ispc.github.io\/example.html, 2015"},{"key":"e_1_3_2_1_30_1","volume-title":"Intel Array Building Blocks.https:\/\/software.intel.com\/en-us\/articles\/intel-array-building-blocks","author":"Intel Corp.","year":"2015","unstructured":"Intel Corp. Intel Array Building Blocks.https:\/\/software.intel.com\/en-us\/articles\/intel-array-building-blocks , 2015 Intel Corp. Intel Array Building Blocks.https:\/\/software.intel.com\/en-us\/articles\/intel-array-building-blocks, 2015"},{"key":"e_1_3_2_1_31_1","volume-title":"Dynamic Compiler and Embedded Language. In CGO","author":"Intel's Array Building Blocks C. Newburn","year":"2011","unstructured":"C. Newburn et. al. Intel's Array Building Blocks : A Retargetable , Dynamic Compiler and Embedded Language. In CGO , 2011 C. Newburn et. al. Intel's Array Building Blocks: A Retargetable, Dynamic Compiler and Embedded Language. In CGO, 2011"}],"event":{"name":"WPMVP '16: Workshop on Programming Models for SIMD\/Vector Programming 2016","location":"Barcelona Spain","acronym":"WPMVP '16"},"container-title":["Proceedings of the 3rd Workshop on Programming Models for SIMD\/Vector Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2870650.2870653","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2870650.2870653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:15Z","timestamp":1750221555000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2870650.2870653"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,13]]},"references-count":31,"alternative-id":["10.1145\/2870650.2870653","10.1145\/2870650"],"URL":"https:\/\/doi.org\/10.1145\/2870650.2870653","relation":{},"subject":[],"published":{"date-parts":[[2016,3,13]]},"assertion":[{"value":"2016-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}