{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:43Z","timestamp":1774687663433,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":111,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,4,3]],"date-time":"2016-04-03T00:00:00Z","timestamp":1459641600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"funder":[{"name":"Mubadala","award":["372\/002\/6754\/102d\/146\/64947"],"award-info":[{"award-number":["372\/002\/6754\/102d\/146\/64947"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,4,3]]},"DOI":"10.1145\/2872334.2872335","type":"proceedings-article","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T15:38:32Z","timestamp":1459525112000},"page":"3-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Physical Design Automation for 3D Chip Stacks"],"prefix":"10.1145","author":[{"given":"Johann","family":"Knechtel","sequence":"first","affiliation":[{"name":"Masdar Institute of Science and Technology, Abu Dhabi, Uae"}]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[{"name":"Dresden University of Technology, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2016,4,3]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"System on Package: Miniaturization of the Entire System","author":"Tummala R. R.","year":"2008","unstructured":"R. R. Tummala , System on Package: Miniaturization of the Entire System . McGraw-Hill Professional , 2008 . R. R. Tummala, System on Package: Miniaturization of the Entire System. McGraw-Hill Professional, 2008."},{"key":"e_1_3_2_1_3_1","unstructured":"(2014 Feb) Hybrid Memory Cube specification 2.0. [Online]: http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/20141119_HMCC_Spec2.0Release.pdf  (2014 Feb) Hybrid Memory Cube specification 2.0. [Online]: http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/20141119_HMCC_Spec2.0Release.pdf"},{"key":"e_1_3_2_1_4_1","first-page":"214","volume-title":"DAC","author":"Borkar S.","year":"2011","unstructured":"S. Borkar , \"3D integration for energy efficient system design,\" in Proc . DAC , 2011 , pp. 214 -- 219 . S. Borkar, \"3D integration for energy efficient system design,\" in Proc. DAC, 2011, pp. 214--219."},{"key":"e_1_3_2_1_5_1","first-page":"188","volume-title":"ISSCC","author":"Kim D. H.","year":"2012","unstructured":"D. H. Kim : 3D massively parallel processor with stacked memory,\" in Proc . ISSCC , 2012 , pp. 188 -- 190 . D. H. Kim et al., \"3D-MAPS: 3D massively parallel processor with stacked memory,\" in Proc. ISSCC, 2012, pp. 188--190."},{"key":"e_1_3_2_1_6_1","first-page":"789","volume-title":"ISCAS","author":"Neela G.","year":"2013","unstructured":"G. Neela and J. Draper , \" Logic-on-logic partitioning techniques for 3-dimensional integrated circuits,\" in Proc . ISCAS , 2013 , pp. 789 -- 792 . G. Neela and J. Draper, \"Logic-on-logic partitioning techniques for 3-dimensional integrated circuits,\" in Proc. ISCAS, 2013, pp. 789--792."},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"A 10.35 mW\/GFlop stacked SAR DSP unit using fine-grain partitioned 3D integration","author":"Thorolfsson T.","year":"2012","unstructured":"T. Thorolfsson , S. Lipa , and P. D. Franzon , \" A 10.35 mW\/GFlop stacked SAR DSP unit using fine-grain partitioned 3D integration ,\" in Proc. CICC , 2012 , pp. 1 -- 4 . T. Thorolfsson, S. Lipa, and P. D. Franzon, \"A 10.35 mW\/GFlop stacked SAR DSP unit using fine-grain partitioned 3D integration,\" in Proc. CICC, 2012, pp. 1--4.","journal-title":"Proc."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174640"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2089987"},{"key":"e_1_3_2_1_10_1","first-page":"639","volume-title":"DAC","author":"Nandakumar V. S.","year":"2011","unstructured":"V. S. Nandakumar and M. Marek-Sadowska , \" Layout effects in fine-grain 3-D integrated regular microprocessor blocks,\" in Proc . DAC , 2011 , pp. 639 -- 644 . V. S. Nandakumar and M. Marek-Sadowska, \"Layout effects in fine-grain 3-D integrated regular microprocessor blocks,\" in Proc. DAC, 2011, pp. 639--644."},{"key":"e_1_3_2_1_11_1","volume-title":"The most cost-effective integrator for 3D IC integration,\" SEMATECH Symposium Taiwan","author":"Lau J. H.","year":"2011","unstructured":"J. H. Lau , \" TSV interposer : The most cost-effective integrator for 3D IC integration,\" SEMATECH Symposium Taiwan , 2011 . J. H. Lau, \"TSV interposer: The most cost-effective integrator for 3D IC integration,\" SEMATECH Symposium Taiwan, 2011."},{"key":"e_1_3_2_1_12_1","first-page":"403","volume-title":"ASPDAC","author":"Milojevic D.","year":"2013","unstructured":"D. Milojevic issues in heterogeneous 3D\/2.5D integration,\" in Proc . ASPDAC , 2013 , pp. 403 -- 410 . D. Milojevic et al., \"Design issues in heterogeneous 3D\/2.5D integration,\" in Proc. ASPDAC, 2013, pp. 403--410."},{"key":"e_1_3_2_1_13_1","first-page":"1","article-title":"Fabrication cost analysis for 2D, 2.5D, and 3D IC designs","author":"Zhang C.","year":"2012","unstructured":"C. Zhang and G. Sun , \" Fabrication cost analysis for 2D, 2.5D, and 3D IC designs ,\" in Proc. 3DIC , 2012 , pp. 1 -- 4 . C. Zhang and G. Sun, \"Fabrication cost analysis for 2D, 2.5D, and 3D IC designs,\" in Proc. 3DIC, 2012, pp. 1--4.","journal-title":"Proc. 3DIC"},{"key":"e_1_3_2_1_14_1","volume-title":"Xilinc","author":"Dorsey P.","year":"2010","unstructured":"P. Dorsey , Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency , Xilinc , Inc., Tech. Rep ., 2010 . P. Dorsey, Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency, Xilinc, Inc., Tech. Rep., 2010."},{"key":"e_1_3_2_1_15_1","unstructured":"(2013 Nov) Open-Silicon and GLOBALFOUNDRIES demonstrate custom 28nm SoC using 2.5D technology. [Online]: http:\/\/www.open-silicon.com\/2013\/11\/open-silicon-globalfoundries-demonstrate-custom-28nm-soc-2--5d-technology\/  (2013 Nov) Open-Silicon and GLOBALFOUNDRIES demonstrate custom 28nm SoC using 2.5D technology. [Online]: http:\/\/www.open-silicon.com\/2013\/11\/open-silicon-globalfoundries-demonstrate-custom-28nm-soc-2--5d-technology\/"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228740"},{"key":"e_1_3_2_1_18_1","first-page":"2124","volume-title":"ECTC","author":"Martin B.","year":"2014","unstructured":"B. Martin , K. Han , and M. Swaminathan , \" A path finding based SI design methodology for 3D integration,\" in Proc . ECTC , 2014 , pp. 2124 -- 2130 . B. Martin, K. Han, and M. Swaminathan, \"A path finding based SI design methodology for 3D integration,\" in Proc. ECTC, 2014, pp. 2124--2130."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2273986"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"DAC","author":"Samal S. K.","year":"2014","unstructured":"S. K. Samal and accurate thermal modeling and optimization for monolithic 3D ICs,\" in Proc . DAC , 2014 , pp. 1 -- 6 . S. K. Samal et al., \"Fast and accurate thermal modeling and optimization for monolithic 3D ICs,\" in Proc. DAC, 2014, pp. 1--6."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2167359"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"A new architecture for power network in 3D IC","author":"Chen H.-T.","year":"2011","unstructured":"H.-T. Chen , \" A new architecture for power network in 3D IC ,\" in Proc. DATE , 2011 , pp. 1 -- 6 . H.-T. Chen et al., \"A new architecture for power network in 3D IC,\" in Proc. DATE, 2011, pp. 1--6.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429538"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2261120"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2307488"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432141"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393940"},{"key":"e_1_3_2_1_29_1","first-page":"690","volume-title":"ECTC","author":"Kim K.","year":"2012","unstructured":"K. Kim , Effects of on-chip decoupling capacitors and silicon substrate on power distribution networks in TSV-based 3D-ICs,\" in Proc . ECTC , 2012 , pp. 690 -- 697 . K. Kim et al., Effects of on-chip decoupling capacitors and silicon substrate on power distribution networks in TSV-based 3D-ICs,\" in Proc. ECTC, 2012, pp. 690--697."},{"key":"e_1_3_2_1_30_1","first-page":"205","volume-title":"EPEPS","author":"Huang G.","year":"2007","unstructured":"G. Huang D chip stacks : Physical modeling and design implication,\" in Proc . EPEPS , 2007 , pp. 205 -- 208 . G. Huang et al., \"Power delivery for 3D chip stacks: Physical modeling and design implication,\" in Proc. EPEPS, 2007, pp. 205--208."},{"issue":"7","key":"e_1_3_2_1_31_1","first-page":"980","article-title":"Ultralow power circuit design with subthreshold\/near-threshold 3-D IC technologies","volume":"5","author":"Samal S.","year":"2015","unstructured":"S. Samal , \" Ultralow power circuit design with subthreshold\/near-threshold 3-D IC technologies ,\" Trans. CPMT , vol. 5 , no. 7 , pp. 980 -- 990 , 2015 . S. Samal et al., \"Ultralow power circuit design with subthreshold\/near-threshold 3-D IC technologies,\" Trans. CPMT, vol. 5, no. 7, pp. 980--990, 2015.","journal-title":"Trans. CPMT"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222814"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.05.001"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1007\/978-1-4419-0784-4_4","volume-title":"Thermal-aware 3D floorplan,\" in Three Dimensional Integrated Circuit Design","author":"Cong J.","year":"2010","unstructured":"J. Cong and Y. Ma , \" Thermal-aware 3D floorplan,\" in Three Dimensional Integrated Circuit Design , Y. Xie, J. Cong, and S. Sapatnekar, Eds. Springer US , 2010 , ch. 4, pp. 63 -- 102 . J. Cong and Y. Ma, \"Thermal-aware 3D floorplan,\" in Three Dimensional Integrated Circuit Design, Y. Xie, J. Cong, and S. Sapatnekar, Eds. Springer US, 2010, ch. 4, pp. 63--102."},{"key":"e_1_3_2_1_35_1","volume-title":"Eds. Springer","author":"Budhathoki P.","year":"2016","unstructured":"P. Budhathoki floorplanning and optimization of thermal through-silicon vias,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis , Eds. Springer , 2016 , ch. 10. P. Budhathoki et al., \"Integrating 3D floorplanning and optimization of thermal through-silicon vias,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis, Eds. Springer, 2016, ch. 10."},{"key":"e_1_3_2_1_36_1","first-page":"53","volume-title":"ASPDAC","author":"Knechtel J.","year":"2014","unstructured":"J. Knechtel , E. F. Y. Young , and J. Lienig , \" Structural planning of 3D-IC interconnects by block alignment,\" in Proc . ASPDAC , 2014 , pp. 53 -- 60 . J. Knechtel, E. F. Y. Young, and J. Lienig, \"Structural planning of 3D-IC interconnects by block alignment,\" in Proc. ASPDAC, 2014, pp. 53--60."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232708"},{"key":"e_1_3_2_1_38_1","first-page":"127","volume-title":"Appl. Power Electr. Conf.","author":"Sun J.","year":"2007","unstructured":"J. Sun power delivery for microprocessors and high-performance ASICs,\"in Proc . Appl. Power Electr. Conf. , 2007 , pp. 127 -- 133 . J. Sun et al., \"3D power delivery for microprocessors and high-performance ASICs,\"in Proc. Appl. Power Electr. Conf., 2007, pp. 127--133."},{"key":"e_1_3_2_1_39_1","first-page":"179","volume-title":"ASPDAC","author":"Zhou P.","year":"2009","unstructured":"P. Zhou , K. Sridharan , and S. S. Sapatnekar , \" Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors,\" in Proc . ASPDAC , 2009 , pp. 179 -- 184 . P. Zhou, K. Sridharan, and S. S. Sapatnekar, \"Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors,\" in Proc. ASPDAC, 2009, pp. 179--184."},{"key":"e_1_3_2_1_40_1","first-page":"13","volume-title":"IITC","author":"Sekar D.","year":"2008","unstructured":"D. Sekar A 3D-IC technology with integrated microchannel cooling,\" in Proc . IITC , 2008 , pp. 13 -- 15 . D. Sekar et al., \"A 3D-IC technology with integrated microchannel cooling,\" in Proc. IITC, 2008, pp. 13--15."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"e_1_3_2_1_42_1","first-page":"598","volume-title":"ICCAD","author":"Loi I.","year":"2008","unstructured":"I. Loi low-overhead fault tolerance scheme for TSV-based 3D network on chip links,\" in Proc . ICCAD , 2008 , pp. 598 -- 602 . I. Loi et al., \"A low-overhead fault tolerance scheme for TSV-based 3D network on chip links,\" in Proc. ICCAD, 2008, pp. 598--602."},{"issue":"7","key":"e_1_3_2_1_43_1","first-page":"1100","article-title":"Through-silicon via fault-tolerant clock networks for 3-D ICs,\" Trans","volume":"32","author":"Lung C.-L.","year":"2013","unstructured":"C.-L. Lung , Through-silicon via fault-tolerant clock networks for 3-D ICs,\" Trans . CAD , vol. 32 , no. 7 , pp. 1100 -- 1109 , 2013 . C.-L. Lung et al., Through-silicon via fault-tolerant clock networks for 3-D ICs,\" Trans. CAD, vol. 32, no. 7, pp. 1100--1109, 2013.","journal-title":"CAD"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379645"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333668"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164971"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2226762"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2335154"},{"key":"e_1_3_2_1_49_1","first-page":"621","volume-title":"ASPDAC","author":"Yang J.-S.","year":"2011","unstructured":"J.-S. Yang clock tree synthesis with timing yield optimization for 3D-ICs,\" in Proc . ASPDAC , 2011 , pp. 621 -- 626 . J.-S. Yang et al., \"Robust clock tree synthesis with timing yield optimization for 3D-ICs,\" in Proc. ASPDAC, 2011, pp. 621--626."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2012.12.2.139"},{"issue":"2","key":"e_1_3_2_1_51_1","first-page":"247","article-title":"Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs","volume":"1","author":"Zhao X.","year":"2011","unstructured":"X. Zhao , J. Minz , and S. K. Lim , \" Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs ,\" Trans. CPMT , vol. 1 , no. 2 , pp. 247 -- 259 , 2011 . X. Zhao, J. Minz, and S. K. Lim, \"Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs,\" Trans. CPMT, vol. 1, no. 2, pp. 247--259, 2011.","journal-title":"Trans. CPMT"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287703"},{"key":"e_1_3_2_1_53_1","first-page":"2007","volume-title":"ECTC","author":"Zhao X.","year":"2011","unstructured":"X. Zhao , S. Mukhopadhyay , and S. K. Lim , \" Variation-tolerant and low-power clock network design for 3D ICs,\" in Proc . ECTC , 2011 , pp. 2007 -- 2014 . X. Zhao, S. Mukhopadhyay, and S. K. Lim, \"Variation-tolerant and low-power clock network design for 3D ICs,\" in Proc. ECTC, 2011, pp. 2007--2014."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593167"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412590"},{"key":"e_1_3_2_1_56_1","first-page":"144","article-title":"Layer-aware design partitioning for vertical interconnect minimization","author":"Huang Y.-S.","year":"2011","unstructured":"Y.-S. Huang , Y.-H. Liu , and J.-D. Huang , \" Layer-aware design partitioning for vertical interconnect minimization ,\" in ISVLSI , 2011 , pp. 144 -- 149 . Y.-S. Huang, Y.-H. Liu, and J.-D. Huang, \"Layer-aware design partitioning for vertical interconnect minimization,\" in ISVLSI, 2011, pp. 144--149.","journal-title":"ISVLSI"},{"key":"e_1_3_2_1_57_1","first-page":"137","volume-title":"ISQED","author":"Chang H.-L.","year":"2012","unstructured":"H.-L. Chang A 3D IC designs partitioning algorithm with power consideration,\" in Proc . ISQED , 2012 , pp. 137 -- 142 . H.-L. Chang et al., \"A 3D IC designs partitioning algorithm with power consideration,\" in Proc. ISQED, 2012, pp. 137--142."},{"issue":"4","key":"e_1_3_2_1_58_1","first-page":"1","article-title":"Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness","volume":"15","author":"Wang R.","year":"2010","unstructured":"R. Wang , E. F. Y. Young , and C.-K. Cheng , \" Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness ,\" Trans. DAES , vol. 15 , no. 4 , pp. 33: 1 -- 33 :22, 2010 . R. Wang, E. F. Y. Young, and C.-K. Cheng, \"Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness,\" Trans. DAES, vol. 15, no. 4, pp. 33:1--33:22, 2010.","journal-title":"Trans. DAES"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190537"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314436"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973076"},{"issue":"1","key":"e_1_3_2_1_62_1","first-page":"46","article-title":"Research needs for TSV-based 3D IC architectural floorplanning,\" J. lnf","volume":"12","author":"Lim S. K.","year":"2014","unstructured":"S. K. Lim , Research needs for TSV-based 3D IC architectural floorplanning,\" J. lnf . Commun. Converg. Eng. , vol. 12 , no. 1 , pp. 46 -- 52 , 2014 . S. K. Lim, Research needs for TSV-based 3D IC architectural floorplanning,\" J. lnf. Commun. Converg. Eng., vol. 12, no. 1, pp. 46--52, 2014.","journal-title":"Commun. Converg. Eng."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883925"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055247"},{"key":"e_1_3_2_1_65_1","first-page":"259","volume-title":"ICCD","author":"Liu Y.","year":"2007","unstructured":"Y. Liu integration for microarchitecture design through cube packing exploration,\" in Proc . ICCD , 2007 , pp. 259 -- 266 . Y. Liu et al., \"Fine grain 3D integration for microarchitecture design through cube packing exploration,\" in Proc. ICCD, 2007, pp. 259--266."},{"key":"e_1_3_2_1_66_1","first-page":"669","volume-title":"ICCAD","author":"Athikulwongse K.","year":"2010","unstructured":"K. Athikulwongse IC placement with TSV keep-out zone and regularity study,\" in Proc . ICCAD , 2010 , pp. 669 -- 674 . K. Athikulwongse et al., \"Stress-driven 3D-IC placement with TSV keep-out zone and regularity study,\" in Proc. ICCAD, 2010, pp. 669--674."},{"key":"e_1_3_2_1_67_1","first-page":"780","volume-title":"Proc. ASPDAC","author":"Cong J.","year":"2007","unstructured":"J. Cong IC placement via transformation , in Proc. ASPDAC , 2007 , pp. 780 -- 785 . J. Cong et al., Thermal-aware 3D IC placement via transformation, in Proc. ASPDAC, 2007, pp. 780--785."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024876"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2201760"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228495"},{"key":"e_1_3_2_1_71_1","volume-title":"ArXiv e-prints","author":"Lu J.","year":"2015","unstructured":"J. Lu , ePlace-3D: electrostatics based placement for 3D-ICs , ArXiv e-prints , Dec. 2015 . J. Lu et al., ePlace-3D: electrostatics based placement for 3D-ICs, ArXiv e-prints, Dec. 2015."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"e_1_3_2_1_73_1","first-page":"626","volume-title":"DAC","author":"Goplen B.","year":"2007","unstructured":"B. Goplen and S. Sapatnekar , \" Placement of 3D ICs with thermal and interlayer via considerations,\" in Proc . DAC , 2007 , pp. 626 -- 631 . B. Goplen and S. Sapatnekar, \"Placement of 3D ICs with thermal and interlayer via considerations,\" in Proc. DAC, 2007, pp. 626--631."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329472"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572485"},{"key":"e_1_3_2_1_76_1","first-page":"121","volume-title":"ASPDAC","author":"Cong J.","year":"2005","unstructured":"J. Cong and Y. Zhang , \" Thermal-driven multilevel routing for 3-D ICs,\" in Proc . ASPDAC , 2005 , pp. 121 -- 126 . J. Cong and Y. Zhang, \"Thermal-driven multilevel routing for 3-D ICs,\" in Proc. ASPDAC, 2005, pp. 121--126."},{"key":"e_1_3_2_1_77_1","first-page":"1","volume-title":"ASPDAC","author":"Zhang T.","year":"2006","unstructured":"T. Zhang , Y. Zhan , and S. S. Sapatnekar , Temperature-aware routing in 3D ICs,\"in Proc . ASPDAC , 2006 , pp. 1 -- 6 . T. Zhang, Y. Zhan, and S. S. Sapatnekar, Temperature-aware routing in 3D ICs,\"in Proc. ASPDAC, 2006, pp. 1--6."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2024707"},{"key":"e_1_3_2_1_79_1","first-page":"699","volume-title":"ASPDAC","author":"Hsu P.-Y.","year":"2013","unstructured":"P.-Y. Hsu , H.-T. Chen , and T. Hwang , \" Stacking signal TSV for thermal dissipation in global routing for 3D IC,\" in Proc . ASPDAC , 2013 , pp. 699 -- 704 . P.-Y. Hsu, H.-T. Chen, and T. Hwang, \"Stacking signal TSV for thermal dissipation in global routing for 3D IC,\" in Proc. ASPDAC, 2013, pp. 699--704."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2157159"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860952"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2311835"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323219"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2365097"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2290589"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316093"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432142"},{"key":"e_1_3_2_1_88_1","first-page":"31","volume-title":"Proc. ATS","author":"Deutsch S.","year":"2012","unstructured":"S. Deutsch TSV stress-aware ATPG for 3D stacked I Cs ,\" in Proc. ATS , 2012 , pp. 31 -- 36 . S. Deutsch et al., \"TSV stress-aware ATPG for 3D stacked ICs,\" in Proc. ATS, 2012, pp. 31--36."},{"key":"e_1_3_2_1_90_1","first-page":"1","article-title":"Automated pathfinding tool chain for 3D-stacked integrated circuits: Practical case study","author":"Milojevic D.","year":"2009","unstructured":"D. Milojevic , \" Automated pathfinding tool chain for 3D-stacked integrated circuits: Practical case study ,\" in Proc. 3DIC , 2009 , pp. 1 -- 6 . D. Milojevic et al., \"Automated pathfinding tool chain for 3D-stacked integrated circuits: Practical case study,\" in Proc. 3DIC, 2009, pp. 1--6.","journal-title":"Proc. 3DIC"},{"key":"e_1_3_2_1_91_1","first-page":"1667","volume-title":"ECTC","author":"Yazdani F.","year":"2014","unstructured":"F. Yazdani and J. Park , \" Pathfinding methodology for optimal design and integration of 2.5D\/3D interconnects,\" in Proc . ECTC , 2014 , pp. 1667 -- 1672 . F. Yazdani and J. Park, \"Pathfinding methodology for optimal design and integration of 2.5D\/3D interconnects,\" in Proc. ECTC, 2014, pp. 1667--1672."},{"key":"e_1_3_2_1_92_1","unstructured":"(2011 Dec) JEDEC standard: JESD229 Wide I\/O. [Online]: http:\/\/www.jedec.org\/standards-documents\/results\/jesd229  (2011 Dec) JEDEC standard: JESD229 Wide I\/O. [Online]: http:\/\/www.jedec.org\/standards-documents\/results\/jesd229"},{"issue":"7","key":"e_1_3_2_1_93_1","first-page":"1159","article-title":"Thermal pathfinding for 3-D ICs","volume":"4","author":"Priyadarshi S.","year":"2014","unstructured":"S. Priyadarshi , \" Thermal pathfinding for 3-D ICs ,\" Trans. CPMT , vol. 4 , no. 7 , pp. 1159 -- 1168 , 2014 . S. Priyadarshi et al., \"Thermal pathfinding for 3-D ICs,\" Trans. CPMT, vol. 4, no. 7, pp. 1159--1168, 2014.","journal-title":"Trans. CPMT"},{"key":"e_1_3_2_1_94_1","unstructured":"(2014 June) Mentor Graphics launches Xpedition Path Finder suite for efficient IC\/Package\/PCB design optimization assembly and visualization. Mentor Graphics. [Online]: https:\/\/www.mentor.com\/company\/news\/mentor-xpedition-path-finder  (2014 June) Mentor Graphics launches Xpedition Path Finder suite for efficient IC\/Package\/PCB design optimization assembly and visualization. Mentor Graphics. [Online]: https:\/\/www.mentor.com\/company\/news\/mentor-xpedition-path-finder"},{"key":"e_1_3_2_1_95_1","volume-title":"Springer","author":"Cederstr\u00f6m L.","year":"2016","unstructured":"L. Cederstr\u00f6m , \" EDA environments for 3D chip stacks,\" in 3 D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis , Eds . Springer , 2016 , ch. 9. L. Cederstr\u00f6m, \"EDA environments for 3D chip stacks,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis, Eds. Springer, 2016, ch. 9."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2265372"},{"key":"e_1_3_2_1_97_1","first-page":"162","article-title":"Towards a methodology for analysis of interconnect structures for 3D-integration of micro systems","author":"Schneider P.","year":"2007","unstructured":"P. Schneider , \" Towards a methodology for analysis of interconnect structures for 3D-integration of micro systems ,\" in DTIP , 2007 , pp. 162 -- 168 . P. Schneider et al., \"Towards a methodology for analysis of interconnect structures for 3D-integration of micro systems,\" in DTIP, 2007, pp. 162--168.","journal-title":"DTIP"},{"key":"e_1_3_2_1_98_1","first-page":"630","volume-title":"ECTC","author":"Lu K. H.","year":"2009","unstructured":"K. H. Lu ICs containing through silicon vias,\" in Proc . ECTC , 2009 , pp. 630 -- 634 . K. H. Lu et al., \"Thermo-mechanical reliability of 3-D ICs containing through silicon vias,\" in Proc. ECTC, 2009, pp. 630--634."},{"key":"e_1_3_2_1_99_1","first-page":"189","volume-title":"EDAPS","author":"Lee H. M.","year":"2012","unstructured":"H. M. Lee TSV induced thermo-mechanical stress on semiconductor device performance,\" in Proc . EDAPS , 2012 , pp. 189 -- 192 . H. M. Lee et al., \"Impact of TSV induced thermo-mechanical stress on semiconductor device performance,\" in Proc. EDAPS, 2012, pp. 189--192."},{"issue":"4","key":"e_1_3_2_1_100_1","first-page":"633","article-title":"Thermo-mechanical design rules for the fabrication of TSV interposers","volume":"3","author":"Chan Y. S.","year":"2013","unstructured":"Y. S. Chan , H. Y. Li , and X. Zhang , \" Thermo-mechanical design rules for the fabrication of TSV interposers ,\" Trans. CPMT , vol. 3 , no. 4 , pp. 633 -- 640 , 2013 . Y. S. Chan, H. Y. Li, and X. Zhang, \"Thermo-mechanical design rules for the fabrication of TSV interposers,\" Trans. CPMT, vol. 3, no. 4, pp. 633--640, 2013.","journal-title":"Trans. CPMT"},{"key":"e_1_3_2_1_101_1","first-page":"1","article-title":"Design rule check and layout versus schematic for 3D integration and advanced packaging","author":"Fischbach R.","year":"2014","unstructured":"R. Fischbach , A. Heinig , and P. Schneider , \" Design rule check and layout versus schematic for 3D integration and advanced packaging ,\" in Proc. 3DIC , 2014 , pp. 1 -- 7 . R. Fischbach, A. Heinig, and P. Schneider, \"Design rule check and layout versus schematic for 3D integration and advanced packaging,\" in Proc. 3DIC, 2014, pp. 1--7.","journal-title":"Proc. 3DIC"},{"key":"e_1_3_2_1_102_1","first-page":"1","article-title":"Electrical design and modeling challenges for 3D system integration","author":"Swaminathan M.","year":"2012","unstructured":"M. Swaminathan , \" Electrical design and modeling challenges for 3D system integration ,\" in DesignCon Tutorial , 2012 , pp. 1 -- 31 . M. Swaminathan, \"Electrical design and modeling challenges for 3D system integration,\" in DesignCon Tutorial, 2012, pp. 1--31.","journal-title":"DesignCon Tutorial"},{"key":"e_1_3_2_1_103_1","volume-title":"Eds. Springer","author":"Seifert T.","year":"2016","unstructured":"T. Seifert , F. Pauls , and G. Fettweis , \" Multi-TSV crosstalk channel equalization with non-uniform quantization,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis , Eds. Springer , 2016 , ch. 4. T. Seifert, F. Pauls, and G. Fettweis, \"Multi-TSV crosstalk channel equalization with non-uniform quantization,\" in 3D Stacked Chips -- From Emerging Processes to Heterogeneous Systems, I. A. M. Elfadel and G. Fettweis, Eds. Springer, 2016, ch. 4."},{"key":"e_1_3_2_1_104_1","first-page":"1","article-title":"Integration of multi physics modeling of 3D stacks into modern 3D data structures","author":"Schneider P.","year":"2010","unstructured":"P. Schneider , \" Integration of multi physics modeling of 3D stacks into modern 3D data structures ,\" in Proc. 3DIC , 2010 , pp. 1 -- 6 . P. Schneider et al., \"Integration of multi physics modeling of 3D stacks into modern 3D data structures,\" in Proc. 3DIC, 2010, pp. 1--6.","journal-title":"Proc. 3DIC"},{"key":"e_1_3_2_1_105_1","first-page":"311","volume-title":"Overview of 3D CAD design tools,\" in Physical Design for 3D Integrated Circuits","author":"Heinig A.","year":"2016","unstructured":"A. Heinig and R. Fischbach , \" Overview of 3D CAD design tools,\" in Physical Design for 3D Integrated Circuits , A. Todri-Sanial and C. S. Tan, Eds.CRC Press, Taylor & Francis , 2016 , ch. 14, pp. 311 -- 320 . A. Heinig and R. Fischbach, \"Overview of 3D CAD design tools,\" in Physical Design for 3D Integrated Circuits, A. Todri-Sanial and C. S. Tan, Eds.CRC Press, Taylor & Francis, 2016, ch. 14, pp. 311--320."},{"key":"e_1_3_2_1_106_1","first-page":"1","article-title":"A 3D process design kit generator based on customizable 3D layout design environment","author":"Cibrario G.","year":"2013","unstructured":"G. Cibrario , \" A 3D process design kit generator based on customizable 3D layout design environment ,\" in Proc. 3DIC , 2013 , pp. 1 -- 5 . G. Cibrario et al., \"A 3D process design kit generator based on customizable 3D layout design environment,\" in Proc. 3DIC, 2013, pp. 1--5.","journal-title":"Proc. 3DIC"},{"key":"e_1_3_2_1_107_1","first-page":"86","volume-title":"ITHERM","author":"Heinig A.","year":"2014","unstructured":"A. Heinig , R. Fischbach , and M. Dittrich , \" Thermal analysis and optimization of 2.5D and 3D integrated systems with Wide I\/O memory,\" in Proc . ITHERM , 2014 , pp. 86 -- 91 . A. Heinig, R. Fischbach, and M. Dittrich, \"Thermal analysis and optimization of 2.5D and 3D integrated systems with Wide I\/O memory,\" in Proc. ITHERM, 2014, pp. 86--91."},{"key":"e_1_3_2_1_108_1","unstructured":"(2015 Nov) JEDEC standard: JESD235A high bandwidth memory (HBM). [Online]: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a  (2015 Nov) JEDEC standard: JESD235A high bandwidth memory (HBM). [Online]: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a"},{"key":"e_1_3_2_1_109_1","unstructured":"SK HYNIX INC. (2014 Dec) SK Hynix HBM graphics memory. [Online]: http:\/\/www.skhynix.com\/inc\/pdfDownload.jsp?path=\/datasheet\/Databook\/Databook_Q4'2014_Graphics.pdf  SK HYNIX INC. (2014 Dec) SK Hynix HBM graphics memory. [Online]: http:\/\/www.skhynix.com\/inc\/pdfDownload.jsp?path=\/datasheet\/Databook\/Databook_Q4'2014_Graphics.pdf"},{"key":"e_1_3_2_1_110_1","unstructured":"H. Reiter. (2014 Dec) 3D ASIP 2014: All aboard the 3D IC train! [Online]: http:\/\/www.3dincites.com\/2014\/12\/3d-asip-2014-addresses-3d-benefits-challenges-solutions  H. Reiter. (2014 Dec) 3D ASIP 2014: All aboard the 3D IC train! [Online]: http:\/\/www.3dincites.com\/2014\/12\/3d-asip-2014-addresses-3d-benefits-challenges-solutions"},{"key":"e_1_3_2_1_111_1","volume-title":"Proc. Int. Workshop Testing 3D Stack. Integr. Circ.","author":"Marinissen E. J.","year":"2014","unstructured":"E. J. Marinissen , \"Status update of IEEE Std P1838,\" in Proc. Int. Workshop Testing 3D Stack. Integr. Circ. , 2014 . E. J. Marinissen, \"Status update of IEEE Std P1838,\" in Proc. Int. Workshop Testing 3D Stack. Integr. Circ., 2014."},{"key":"e_1_3_2_1_112_1","first-page":"S8","article-title":"Enabling automatic system design optimization through assembly design kits","author":"Heinig A.","year":"2015","unstructured":"A. Heinig and R. Fischbach , \" Enabling automatic system design optimization through assembly design kits ,\" in Proc. 3DIC , 2015 , pp. T S8 .31.1--TS8.31.5. A. Heinig and R. Fischbach, \"Enabling automatic system design optimization through assembly design kits,\" in Proc. 3DIC, 2015, pp. TS8.31.1--TS8.31.5.","journal-title":"Proc. 3DIC"},{"key":"e_1_3_2_1_113_1","unstructured":"J. Ferguson and T. Ramadan. (2015 Nov) Why do we need assembly design kits for packages? [Online]: http:\/\/www.3dincites.com\/2015\/11\/why-do-we-need-assembly-design-kits-for-packages  J. Ferguson and T. Ramadan. (2015 Nov) Why do we need assembly design kits for packages? [Online]: http:\/\/www.3dincites.com\/2015\/11\/why-do-we-need-assembly-design-kits-for-packages"}],"event":{"name":"ISPD'16: International Symposium on Physical Design","location":"Santa Rosa California USA","acronym":"ISPD'16","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2016 on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872335","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872334.2872335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:16Z","timestamp":1750221556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872335"}},"subtitle":["Challenges and Solutions"],"short-title":[],"issued":{"date-parts":[[2016,4,3]]},"references-count":111,"alternative-id":["10.1145\/2872334.2872335","10.1145\/2872334"],"URL":"https:\/\/doi.org\/10.1145\/2872334.2872335","relation":{},"subject":[],"published":{"date-parts":[[2016,4,3]]},"assertion":[{"value":"2016-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}