{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:40Z","timestamp":1750306300624,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,4,3]],"date-time":"2016-04-03T00:00:00Z","timestamp":1459641600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,4,3]]},"DOI":"10.1145\/2872334.2872340","type":"proceedings-article","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T15:38:32Z","timestamp":1459525112000},"page":"117-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An Interactive Physical Synthesis Methodology for High-Frequency FPGA Designs"],"prefix":"10.1145","author":[{"given":"Sabya","family":"Das","sequence":"first","affiliation":[{"name":"Xilinx Inc, San Jose, CA, USA"}]},{"given":"Rajat","family":"Aggarwal","sequence":"additional","affiliation":[{"name":"Xilinx Inc, San Jose, CA, USA"}]},{"given":"Zhiyong","family":"Wang","sequence":"additional","affiliation":[{"name":"Xilinx Inc, San Jose, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www. xilinx.com\/products\/technology\/ultrascale.html","author":"Architecture Ultrascale","year":"2015","unstructured":"Ultrascale Architecture , Xilinx Inc. http:\/\/www. xilinx.com\/products\/technology\/ultrascale.html , 2015 . [Online; accessed 20-Jan-2016]. Ultrascale Architecture, Xilinx Inc. http:\/\/www. xilinx.com\/products\/technology\/ultrascale.html, 2015. [Online; accessed 20-Jan-2016]."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270312"},{"key":"e_1_3_2_1_3_1","first-page":"365","volume-title":"Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on","volume":"3","author":"Ye T.T.","unstructured":"T.T. Ye , S. Chaudhuri , F. Huang , H. Savoj , and G. De Micheli . Physical synthesis for asic datapath circuits . In Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , volume 3 , pages III-- 365 --III--368 vol.3, 2002. T.T. Ye, S. Chaudhuri, F. Huang, H. Savoj, and G. De Micheli. Physical synthesis for asic datapath circuits. In Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, volume 3, pages III--365--III--368 vol.3, 2002."},{"issue":"12","key":"e_1_3_2_1_4_1","first-page":"2156","article-title":"Rumble: An incremental timing-driven physical-synthesis optimization algorithm. Computer-Aided Design of Integrated Circuits and Systems","volume":"27","author":"Papa D.A.","year":"2008","unstructured":"D.A. Papa , Tao Luo , M.D. Moffitt , C.N. Sze , Zhuo Li , Gi-Joon Nam , C.J. Alpert , and I.L. Markov . Rumble: An incremental timing-driven physical-synthesis optimization algorithm. Computer-Aided Design of Integrated Circuits and Systems , IEEE Transactions on , 27 ( 12 ): 2156 -- 2168 , Dec 2008 . D.A. Papa, Tao Luo, M.D. Moffitt, C.N. Sze, Zhuo Li, Gi-Joon Nam, C.J. Alpert, and I.L. Markov. Rumble: An incremental timing-driven physical-synthesis optimization algorithm. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 27(12):2156--2168, Dec 2008.","journal-title":"IEEE Transactions on"},{"issue":"8","key":"e_1_3_2_1_5_1","first-page":"895","article-title":"Predicting interconnect delay for physical synthesis in a fpga cad flow. Very Large Scale Integration (VLSI) Systems","volume":"15","author":"Manohararajah V.","year":"2007","unstructured":"V. Manohararajah , G.R. Chiu , D.P. Singh , and S.D. Brown . Predicting interconnect delay for physical synthesis in a fpga cad flow. Very Large Scale Integration (VLSI) Systems , IEEE Transactions on , 15 ( 8 ): 895 -- 903 , Aug 2007 . V. Manohararajah, G.R. Chiu, D.P. Singh, and S.D. Brown. Predicting interconnect delay for physical synthesis in a fpga cad flow. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 15(8):895--903, Aug 2007.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358056"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380660"},{"issue":"2","key":"e_1_3_2_1_8_1","first-page":"124","article-title":"Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for fpgas. Very Large Scale Integration (VLSI) Systems","volume":"16","author":"Lin Yan","year":"2008","unstructured":"Yan Lin , Lei He , and M. Hutton . Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for fpgas. Very Large Scale Integration (VLSI) Systems , IEEE Transactions on , 16 ( 2 ): 124 -- 133 , Feb 2008 . Yan Lin, Lei He, and M. Hutton. Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for fpgas. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 16(2):124--133, Feb 2008.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776009"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568635"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065694"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681557"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278692"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837391"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654149"},{"key":"e_1_3_2_1_16_1","volume-title":"http:\/\/www.xilinx.com\/support\/documentation\/userguides\/ug574-ultrascale-clb.pdf","author":"Configurable Logic Block User Ultrascale Architecture","year":"2015","unstructured":"Ultrascale Architecture Configurable Logic Block User Guide, Xilinx Inc. http:\/\/www.xilinx.com\/support\/documentation\/userguides\/ug574-ultrascale-clb.pdf , 2015 . [Online; accessed 04-Feb-2016]. Ultrascale Architecture Configurable Logic Block User Guide, Xilinx Inc. http:\/\/www.xilinx.com\/support\/documentation\/userguides\/ug574-ultrascale-clb.pdf, 2015. [Online; accessed 04-Feb-2016]."},{"key":"e_1_3_2_1_17_1","volume-title":"http:\/\/www.xilinx.com\/products\/design-tools\/vivado.html","author":"Suite Vivado Design","year":"2015","unstructured":"Vivado Design Suite , Xilinx Inc. http:\/\/www.xilinx.com\/products\/design-tools\/vivado.html , 2015 . [Online; accessed 03-Feb-2016]. Vivado Design Suite, Xilinx Inc. http:\/\/www.xilinx.com\/products\/design-tools\/vivado.html, 2015. [Online; accessed 03-Feb-2016]."}],"event":{"name":"ISPD'16: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Santa Rosa California USA","acronym":"ISPD'16"},"container-title":["Proceedings of the 2016 on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872340","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872334.2872340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:16Z","timestamp":1750221556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872340"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,3]]},"references-count":17,"alternative-id":["10.1145\/2872334.2872340","10.1145\/2872334"],"URL":"https:\/\/doi.org\/10.1145\/2872334.2872340","relation":{},"subject":[],"published":{"date-parts":[[2016,4,3]]},"assertion":[{"value":"2016-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}