{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:49Z","timestamp":1759147669563,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,4,3]],"date-time":"2016-04-03T00:00:00Z","timestamp":1459641600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,4,3]]},"DOI":"10.1145\/2872334.2872351","type":"proceedings-article","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T15:38:32Z","timestamp":1459525112000},"page":"19-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Compressive-sensing based Testing Vehicle for 3D TSV Pre-bond and Post-bond Testing Data"],"prefix":"10.1145","author":[{"given":"Hantao","family":"Huang","sequence":"first","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Fengbo","family":"Ren","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Interconnect design and analysis for through silicon interposers (TSIs),\" in IEEE 3DIC","author":"Cubillo J. R.","year":"2012","unstructured":"J. R. Cubillo , \" Interconnect design and analysis for through silicon interposers (TSIs),\" in IEEE 3DIC , 2012 . J. R. Cubillo et al., \"Interconnect design and analysis for through silicon interposers (TSIs),\" in IEEE 3DIC, 2012."},{"key":"e_1_3_2_1_2_1","first-page":"793","article-title":"On effective TSV repair for 3D-stacked ICs","author":"Jiang L.","year":"2012","unstructured":"L. Jiang , Q. Xu , and B. Eklow , \" On effective TSV repair for 3D-stacked ICs ,\" in DATE. ACM\/IEEE , 2012 , pp. 793 -- 798 . L. Jiang, Q. Xu, and B. Eklow, \"On effective TSV repair for 3D-stacked ICs,\" in DATE. ACM\/IEEE, 2012, pp. 793--798.","journal-title":"DATE. ACM\/IEEE"},{"key":"e_1_3_2_1_3_1","volume-title":"design and deployment perspectives,\" in IEEE ICCAD","author":"Zhang C.","year":"2013","unstructured":"C. Zhang and et.al., \"Novel crack sensor for TSV-based 3 D integrated circuits : design and deployment perspectives,\" in IEEE ICCAD , 2013 . C. Zhang and et.al., \"Novel crack sensor for TSV-based 3D integrated circuits: design and deployment perspectives,\" in IEEE ICCAD, 2013."},{"key":"e_1_3_2_1_4_1","volume-title":"Fault-tolerant tsv by using scan-chain test tsv,\" in IEEE ASP-DAC","author":"Chen F.-W.","year":"2014","unstructured":"F.-W. Chen , H.-L. Ting , and T. Hwang , \" Fault-tolerant tsv by using scan-chain test tsv,\" in IEEE ASP-DAC , 2014 . F.-W. Chen, H.-L. Ting, and T. Hwang, \"Fault-tolerant tsv by using scan-chain test tsv,\" in IEEE ASP-DAC, 2014."},{"key":"e_1_3_2_1_5_1","first-page":"3S","article-title":"An optimal probing method of pre-bond TSV fault identification in 3D stacked ICs","author":"Zhang B.","year":"2014","unstructured":"B. Zhang and V. D. Agrawal , \" An optimal probing method of pre-bond TSV fault identification in 3D stacked ICs ,\" in IEEE S 3S , 2014 . B. Zhang and V. D. Agrawal, \"An optimal probing method of pre-bond TSV fault identification in 3D stacked ICs,\" in IEEE S3S, 2014.","journal-title":"IEEE"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"E. J. Marinissen \"Challenges and emerging solutions in testing TSV-based 1\/2D-and 3D-stacked ICs \" in IEEE DATE 2012.  E. J. Marinissen \"Challenges and emerging solutions in testing TSV-based 1\/2D-and 3D-stacked ICs \" in IEEE DATE 2012.","DOI":"10.1109\/DATE.2012.6176689"},{"key":"e_1_3_2_1_7_1","volume-title":"Pre-bond probing of TSVs in 3D stacked ICs,\" in IEEE ITC","author":"Noia B.","year":"2011","unstructured":"B. Noia and K. Chakrabarty , \" Pre-bond probing of TSVs in 3D stacked ICs,\" in IEEE ITC , 2011 . B. Noia and K. Chakrabarty, \"Pre-bond probing of TSVs in 3D stacked ICs,\" in IEEE ITC, 2011."},{"key":"e_1_3_2_1_8_1","volume-title":"Testing 3D chips containing through-silicon vias,\" in IEEE ITC","author":"Marinissen E. J.","year":"2009","unstructured":"E. J. Marinissen and Y. Zorian , \" Testing 3D chips containing through-silicon vias,\" in IEEE ITC , 2009 . E. J. Marinissen and Y. Zorian, \"Testing 3D chips containing through-silicon vias,\" in IEEE ITC, 2009."},{"key":"e_1_3_2_1_9_1","volume-title":"Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs,\" in IEEE ASPDAC","author":"Xie J.","year":"2012","unstructured":"J. Xie , Y. Wang , and Y. Xie , \" Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs,\" in IEEE ASPDAC , 2012 . J. Xie, Y. Wang, and Y. Xie, \"Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs,\" in IEEE ASPDAC, 2012."},{"key":"e_1_3_2_1_10_1","volume-title":"Built-in test for VLSI: pseudorandom techniques","author":"Bardell P. H.","year":"1987","unstructured":"P. H. Bardell , W. H. McAnney , and J. Savir , Built-in test for VLSI: pseudorandom techniques . Wiley-Interscience , 1987 . P. H. Bardell, W. H. McAnney, and J. Savir, Built-in test for VLSI: pseudorandom techniques. Wiley-Interscience, 1987."},{"key":"e_1_3_2_1_11_1","volume-title":"yield, and design in sublithographic nano-electronics,\" in IEEE Defect and Fault Tolerance in VLSI Systems","author":"Tahoori M.","year":"2005","unstructured":"M. Tahoori , \"Defects , yield, and design in sublithographic nano-electronics,\" in IEEE Defect and Fault Tolerance in VLSI Systems , 2005 . M. Tahoori, \"Defects, yield, and design in sublithographic nano-electronics,\" in IEEE Defect and Fault Tolerance in VLSI Systems, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"W. Maly \"Realistic fault modeling for VLSI testing \" in IEEE DAC 1987.  W. Maly \"Realistic fault modeling for VLSI testing \" in IEEE DAC 1987.","DOI":"10.1145\/37888.37914"},{"key":"e_1_3_2_1_13_1","volume-title":"Digital communications","author":"Sklar B.","year":"2001","unstructured":"B. Sklar , Digital communications . Prentice Hall NJ , 2001 , vol. 2 . B. Sklar, Digital communications. Prentice Hall NJ, 2001, vol. 2."},{"key":"e_1_3_2_1_14_1","volume-title":"Optimally sparse representation in general (nonorthogonal) dictionaries via L1 minimization,\" Proceedings of the National Academy of Sciences","author":"Donoho D. L.","year":"2003","unstructured":"D. L. Donoho and M. Elad , \" Optimally sparse representation in general (nonorthogonal) dictionaries via L1 minimization,\" Proceedings of the National Academy of Sciences , 2003 . D. L. Donoho and M. Elad, \"Optimally sparse representation in general (nonorthogonal) dictionaries via L1 minimization,\" Proceedings of the National Academy of Sciences, 2003."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.885507"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"D. L. Donoho \"For most large underdetermined systems of linear equations the minimal L1-norm solution is also the sparsest solution \" Communications on pure and applied mathematics vol. 59 no. 6 pp. 797--829 2006.  D. L. Donoho \"For most large underdetermined systems of linear equations the minimal L1-norm solution is also the sparsest solution \" Communications on pure and applied mathematics vol. 59 no. 6 pp. 797--829 2006.","DOI":"10.1002\/cpa.20132"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Y. Zhao and et.al. \"Cost-effective TSV grouping for yield improvement of 3D-ICs \" in IEEE ATS 2011.  Y. Zhao and et.al. \"Cost-effective TSV grouping for yield improvement of 3D-ICs \" in IEEE ATS 2011.","DOI":"10.1109\/ATS.2011.37"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1002\/0471790281"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.909108"},{"key":"e_1_3_2_1_20_1","volume-title":"Scan test of die logic in 3D ICs using TSV probing,\" in IEEE ITC","author":"Noia B.","year":"2012","unstructured":"B. Noia , S. Panth , K. Chakrabarty , and S. K. Lim , \" Scan test of die logic in 3D ICs using TSV probing,\" in IEEE ITC , 2012 . B. Noia, S. Panth, K. Chakrabarty, and S. K. Lim, \"Scan test of die logic in 3D ICs using TSV probing,\" in IEEE ITC, 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_1_22_1","volume-title":"Testset compaction algorithms for combinational circuits,\" in IEEE ICCAD","author":"Hamzaoglu I.","year":"1998","unstructured":"I. Hamzaoglu and J. H. Patel , \" Testset compaction algorithms for combinational circuits,\" in IEEE ICCAD , 1998 . I. Hamzaoglu and J. H. Patel, \"Testset compaction algorithms for combinational circuits,\" in IEEE ICCAD, 1998."},{"key":"e_1_3_2_1_23_1","volume-title":"Test data compression for system-on-a-chip using golomb codes,\" in IEEE VTS","author":"Chandra A.","year":"2000","unstructured":"A. Chandra and K. Chakrabarty , \" Test data compression for system-on-a-chip using golomb codes,\" in IEEE VTS , 2000 . A. Chandra and K. Chakrabarty, \"Test data compression for system-on-a-chip using golomb codes,\" in IEEE VTS, 2000."}],"event":{"name":"ISPD'16: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Santa Rosa California USA","acronym":"ISPD'16"},"container-title":["Proceedings of the 2016 on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872351","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872334.2872351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:16Z","timestamp":1750221556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872351"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,3]]},"references-count":23,"alternative-id":["10.1145\/2872334.2872351","10.1145\/2872334"],"URL":"https:\/\/doi.org\/10.1145\/2872334.2872351","relation":{},"subject":[],"published":{"date-parts":[[2016,4,3]]},"assertion":[{"value":"2016-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}