{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:10:09Z","timestamp":1761581409889,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,4,3]],"date-time":"2016-04-03T00:00:00Z","timestamp":1459641600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","award":["215504\/2013-5"],"award-info":[{"award-number":["215504\/2013-5"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,4,3]]},"DOI":"10.1145\/2872334.2872358","type":"proceedings-article","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T15:38:32Z","timestamp":1459525112000},"page":"65-72","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Cell Selection for High-Performance Designs in an Industrial Design Flow"],"prefix":"10.1145","author":[{"given":"Tiago J.","family":"Reimann","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cliff C.N.","family":"Sze","sequence":"additional","affiliation":[{"name":"IBM Research, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654627"},{"issue":"4","key":"e_1_3_2_1_4_1","first-page":"546","article-title":"Effective Method for Simultaneous Gate Sizing and $V_th$ Assignment Using Lagrangian Relaxation","volume":"33","author":"Flach G.","year":"2014","unstructured":"G. Flach , T. Reimann , G. Posser , M. Johann , and R. Reis . Effective Method for Simultaneous Gate Sizing and $V_th$ Assignment Using Lagrangian Relaxation . IEEE TCAD , 33 ( 4 ): 546 -- 557 , April 2014 . G. Flach, T. Reimann, G. Posser, M. Johann, and R. Reis. Effective Method for Simultaneous Gate Sizing and $V_th$ Assignment Using Lagrangian Relaxation. IEEE TCAD, 33(4):546--557, April 2014.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691156"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647778"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429427"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393332"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"e_1_3_2_1_12_1","first-page":"161","volume-title":"The ISPD-2012 Discrete Cell Sizing Contest and Benchmark Suite. In ISPD 2012","author":"Ozdal M. M.","year":"2012","unstructured":"M. M. Ozdal , C. Amin , A. Ayupov , S. Burns , G. Wilke , and C. Zhuo . The ISPD-2012 Discrete Cell Sizing Contest and Benchmark Suite. In ISPD 2012 , pages 161 -- 164 , Napa, CA, EUA , 2012 . M. M. Ozdal, C. Amin, A. Ayupov, S. Burns, G. Wilke, and C. Zhuo. The ISPD-2012 Discrete Cell Sizing Contest and Benchmark Suite. In ISPD 2012, pages 161--164, Napa, CA, EUA, 2012."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.137"},{"key":"e_1_3_2_1_14_1","volume-title":"Simultaneous Gate Sizing and Vt Assignment Using Fanin\/Fanout Ratio and Simulated Annealing. In IEEE International Symposium on Circuits and Systems, ISCAS 2013","author":"Reimann T.","year":"2013","unstructured":"T. Reimann , G. Posser , G. Flach , M. Johann , and R. Reis . Simultaneous Gate Sizing and Vt Assignment Using Fanin\/Fanout Ratio and Simulated Annealing. In IEEE International Symposium on Circuits and Systems, ISCAS 2013 , Beijing, China , 2013 . T. Reimann, G. Posser, G. Flach, M. Johann, and R. Reis. Simultaneous Gate Sizing and Vt Assignment Using Fanin\/Fanout Ratio and Simulated Annealing. In IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijing, China, 2013."},{"key":"e_1_3_2_1_15_1","volume-title":"20th ASP-DAC, jan","author":"Reimann T.","year":"2015","unstructured":"T. Reimann , C. C. N. Sze , and R. Reis . Gate Sizing and Threshold Voltage Assignment for High Performance Microprocessor Designs . In 20th ASP-DAC, jan 2015 . T. Reimann, C. C. N. Sze, and R. Reis. Gate Sizing and Threshold Voltage Assignment for High Performance Microprocessor Designs. In 20th ASP-DAC, jan 2015."},{"key":"e_1_3_2_1_16_1","first-page":"7","volume-title":"The International Workshop on Logic Synthesis","author":"Ren H.","year":"2008","unstructured":"H. Ren and S. Dutt . A network-flow based cell sizing algorithm . In The International Workshop on Logic Synthesis , pages 7 -- 14 , 2008 . H. Ren and S. Dutt. A network-flow based cell sizing algorithm. In The International Workshop on Logic Synthesis, pages 7--14, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996777"},{"key":"e_1_3_2_1_18_1","first-page":"807","volume-title":"42nd annual conference on Design automation","author":"Tennakoon H.","year":"2005","unstructured":"H. Tennakoon and C. Sechen . Efficient and accurate gate sizing with piecewise convex delay models . In 42nd annual conference on Design automation , pages 807 -- 812 , Anaheim , California, USA , 2005 . H. Tennakoon and C. Sechen. Efficient and accurate gate sizing with piecewise convex delay models. In 42nd annual conference on Design automation, pages 807--812, Anaheim, California, USA, 2005."}],"event":{"name":"ISPD'16: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Santa Rosa California USA","acronym":"ISPD'16"},"container-title":["Proceedings of the 2016 on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872358","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872334.2872358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:16Z","timestamp":1750221556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872358"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,3]]},"references-count":18,"alternative-id":["10.1145\/2872334.2872358","10.1145\/2872334"],"URL":"https:\/\/doi.org\/10.1145\/2872334.2872358","relation":{},"subject":[],"published":{"date-parts":[[2016,4,3]]},"assertion":[{"value":"2016-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}