{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:00:03Z","timestamp":1767855603546,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,4,3]],"date-time":"2016-04-03T00:00:00Z","timestamp":1459641600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,4,3]]},"DOI":"10.1145\/2872334.2872360","type":"proceedings-article","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T15:38:32Z","timestamp":1459525112000},"page":"153-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage"],"prefix":"10.1145","author":[{"given":"Wei","family":"Wu","sequence":"first","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]},{"given":"Srinivas","family":"Bodapati","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[{"name":"UCLA, Los Angeles, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,4,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"451","article-title":"Design for variability in DSM technologies [deep submicron technologies]","author":"Nassif S. R.","year":"2000","unstructured":"S. R. Nassif , \" Design for variability in DSM technologies [deep submicron technologies] ,\" in ISQED , 2000 , pp. 451 -- 454 . S. R. Nassif, \"Design for variability in DSM technologies [deep submicron technologies],\" in ISQED, 2000, pp. 451--454.","journal-title":"ISQED"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909792"},{"key":"e_1_3_2_1_3_1","first-page":"818","article-title":"Proceed: A pareto optimization-based circuit-level evaluator for emerging devices","author":"Wang S.","year":"2014","unstructured":"S. Wang , A. Pan , C. O. Chui , and P. Gupta , \" Proceed: A pareto optimization-based circuit-level evaluator for emerging devices ,\" in ASP-DAC. IEEE , 2014 , pp. 818 -- 824 . S. Wang, A. Pan, C. O. Chui, and P. Gupta, \"Proceed: A pareto optimization-based circuit-level evaluator for emerging devices,\" in ASP-DAC. IEEE, 2014, pp. 818--824.","journal-title":"ASP-DAC. IEEE"},{"key":"e_1_3_2_1_4_1","volume-title":"An evaluation framework for nanotransfer printing-based feature-level heterogeneous integration in vlsi circuits","author":"Leung G.","year":"2015","unstructured":"G. Leung , S. Wang , A. Pan , P. Gupta , and C. O. Chui , \" An evaluation framework for nanotransfer printing-based feature-level heterogeneous integration in vlsi circuits ,\" 2015 . G. Leung, S. Wang, A. Pan, P. Gupta, and C. O. Chui, \"An evaluation framework for nanotransfer printing-based feature-level heterogeneous integration in vlsi circuits,\" 2015."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547681"},{"key":"e_1_3_2_1_6_1","first-page":"235","article-title":"Statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application","author":"Singhee A.","year":"2008","unstructured":"A. Singhee and R. A. Rutenbar , \" Statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application ,\" in DATE , 2008 , pp. 235 -- 251 . A. Singhee and R. A. Rutenbar, \"Statistical blockade: a novel method for very fast monte carlo simulation of rare circuit events, and its application,\" in DATE, 2008, pp. 235--251.","journal-title":"DATE"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7091-6963-6"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164148"},{"key":"e_1_3_2_1_9_1","first-page":"302","volume-title":"Fpga accelerated parallel sparse matrix factorization for circuit simulations,\" in Reconfigurable Computing: Architectures, Tools and Applications","author":"Wu W.","year":"2011","unstructured":"W. Wu , Y. Shan , X. Chen , Y. Wang , and H. Yang , \" Fpga accelerated parallel sparse matrix factorization for circuit simulations,\" in Reconfigurable Computing: Architectures, Tools and Applications . Springer , 2011 , pp. 302 -- 315 . W. Wu, Y. Shan, X. Chen, Y. Wang, and H. Yang, \"Fpga accelerated parallel sparse matrix factorization for circuit simulations,\" in Reconfigurable Computing: Architectures, Tools and Applications. Springer, 2011, pp. 302--315."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2226201"},{"key":"e_1_3_2_1_11_1","first-page":"69","volume-title":"Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events,\" in Proceedings of the 43rd DAC","author":"Kanj R.","year":"2006","unstructured":"R. Kanj , R. Joshi , and S. Nassif , \" Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events,\" in Proceedings of the 43rd DAC , 2006 , pp. 69 -- 72 . R. Kanj, R. Joshi, and S. Nassif, \"Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events,\" in Proceedings of the 43rd DAC, 2006, pp. 69--72."},{"key":"e_1_3_2_1_12_1","first-page":"322","article-title":"Breaking the simulation barrier: SRAM evaluation through norm minimization","author":"Dolecek L.","year":"2008","unstructured":"L. Dolecek , M. Qazi , D. Shah , and A. Chandrakasan , \" Breaking the simulation barrier: SRAM evaluation through norm minimization ,\" in ICCAD , 2008 , pp. 322 -- 329 . L. Dolecek, M. Qazi, D. Shah, and A. Chandrakasan, \"Breaking the simulation barrier: SRAM evaluation through norm minimization,\" in ICCAD, 2008, pp. 322--329.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_13_1","volume-title":"Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in ICCAD","author":"Katayama K.","year":"2010","unstructured":"K. Katayama , S. Hagiwara , H. Tsutsui , H. Ochi , and T. Sato , \" Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in ICCAD , 2010 . K. Katayama, S. Hagiwara, H. Tsutsui, H. Ochi, and T. Sato, \"Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in ICCAD, 2010."},{"key":"e_1_3_2_1_14_1","first-page":"424","volume-title":"A fast and provably bounded failure analysis of memory circuits in high dimensions,\" in 19th ASP-DAC","author":"Wu W.","year":"2014","unstructured":"W. Wu , F. Gong , G. Chen , and L. He , \" A fast and provably bounded failure analysis of memory circuits in high dimensions,\" in 19th ASP-DAC , 2014 , pp. 424 -- 429 . W. Wu, F. Gong, G. Chen, and L. He, \"A fast and provably bounded failure analysis of memory circuits in high dimensions,\" in 19th ASP-DAC, 2014, pp. 424--429."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.54"},{"key":"e_1_3_2_1_16_1","volume-title":"REscope: High-dimensional statistical circuit simulation towards full failure region coverage,\" in Proceedings of the 51st DAC","author":"Wu W.","year":"2014","unstructured":"W. Wu , W. Xu , R. Krishnan , Y.-L. Chen , and L. He , \" REscope: High-dimensional statistical circuit simulation towards full failure region coverage,\" in Proceedings of the 51st DAC , 2014 . W. Wu, W. Xu, R. Krishnan, Y.-L. Chen, and L. He, \"REscope: High-dimensional statistical circuit simulation towards full failure region coverage,\" in Proceedings of the 51st DAC, 2014."},{"key":"e_1_3_2_1_17_1","volume-title":"Efficient SRAM failure rate prediction via gibbs sampling,\" in Proceedings of the 48th DAC","author":"Dong C.","year":"2011","unstructured":"C. Dong and X. Li , \" Efficient SRAM failure rate prediction via gibbs sampling,\" in Proceedings of the 48th DAC , 2011 . C. Dong and X. Li, \"Efficient SRAM failure rate prediction via gibbs sampling,\" in Proceedings of the 48th DAC, 2011."},{"key":"e_1_3_2_1_18_1","volume-title":"Yield estimation via multi-cones,\" in Proceedings of the 49th DAC","author":"Kanj R.","year":"2012","unstructured":"R. Kanj , R. Joshi , Z. Li , J. Hayes , and S. Nassif , \" Yield estimation via multi-cones,\" in Proceedings of the 49th DAC , 2012 . R. Kanj, R. Joshi, Z. Li, J. Hayes, and S. Nassif, \"Yield estimation via multi-cones,\" in Proceedings of the 49th DAC, 2012."},{"key":"e_1_3_2_1_19_1","volume-title":"Approximate property checking of mixed-signal circuits,\" in Proceedings of the 51st DAC","author":"Mukherjee P.","year":"2014","unstructured":"P. Mukherjee , C. S. Amin , and P. Li , \" Approximate property checking of mixed-signal circuits,\" in Proceedings of the 51st DAC , 2014 . P. Mukherjee, C. S. Amin, and P. Li, \"Approximate property checking of mixed-signal circuits,\" in Proceedings of the 51st DAC, 2014."},{"key":"e_1_3_2_1_20_1","volume-title":"Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits,\" in Proceedings of the 51st DAC","author":"Mukherjee P.","year":"2014","unstructured":"P. Mukherjee and P. Li , \" Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits,\" in Proceedings of the 51st DAC , 2014 . P. Mukherjee and P. Li, \"Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits,\" in Proceedings of the 51st DAC, 2014."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001370"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.2307\/2346830"},{"key":"e_1_3_2_1_23_1","volume-title":"Multivariate analysis","author":"Mardia K. V.","year":"1979","unstructured":"K. V. Mardia , J. T. Kent , and J. M. Bibby , Multivariate analysis . Academic press , 1979 . K. V. Mardia, J. T. Kent, and J. M. Bibby, Multivariate analysis. Academic press, 1979."},{"key":"e_1_3_2_1_24_1","volume-title":"Exploring sub-20nm finfet design with predictive technology models,\" in Proceedings of the 49th DAC","author":"Sinha S.","year":"2012","unstructured":"S. Sinha , G. Yeric , V. Chandra , B. Cline , and Y. Cao , \" Exploring sub-20nm finfet design with predictive technology models,\" in Proceedings of the 49th DAC , 2012 . S. Sinha, G. Yeric, V. Chandra, B. Cline, and Y. Cao, \"Exploring sub-20nm finfet design with predictive technology models,\" in Proceedings of the 49th DAC, 2012."}],"event":{"name":"ISPD'16: International Symposium on Physical Design","location":"Santa Rosa California USA","acronym":"ISPD'16","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2016 on International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872360","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872334.2872360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:16Z","timestamp":1750221556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872334.2872360"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,3]]},"references-count":24,"alternative-id":["10.1145\/2872334.2872360","10.1145\/2872334"],"URL":"https:\/\/doi.org\/10.1145\/2872334.2872360","relation":{},"subject":[],"published":{"date-parts":[[2016,4,3]]},"assertion":[{"value":"2016-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}