{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:56Z","timestamp":1772164076800,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":69,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T00:00:00Z","timestamp":1490400000000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["GRO Award"],"award-info":[{"award-number":["GRO Award"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1318384"],"award-info":[{"award-number":["CCF-1318384"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,25]]},"DOI":"10.1145\/2872362.2872363","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T09:24:30Z","timestamp":1459157070000},"page":"113-127","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Whirlpool"],"prefix":"10.1145","author":[{"given":"Anurag","family":"Mukkara","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Nathan","family":"Beckmann","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"HPCA-21","author":"Agarwal N.","year":"2015","unstructured":"N. Agarwal, D. Nellans, M. O'Connor, S. W. Keckler, and T. F. Wenisch, \"Unlocking bandwidth for GPUs in CC-NUMA systems,\" in Proc. HPCA-21, 2015."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_3_1","volume-title":"Leung et al., \"M7: Oracle's Next-Generation Sparc Processor,\" IEEE Micro, no. 2","author":"Aingaran K.","year":"2015","unstructured":"K. Aingaran, D. Smentek, T. Wicki, S. Jairath, G. Konstadinidis, S. Leung et al., \"M7: Oracle's Next-Generation Sparc Processor,\" IEEE Micro, no. 2, 2015."},{"key":"e_1_3_2_1_4_1","volume-title":"HPCA-15","author":"Awasthi M.","year":"2009","unstructured":"M. Awasthi, K. Sudan, R. Balasubramonian, and J. Carter, \"Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches,\" in Proc. HPCA-15, 2009."},{"key":"e_1_3_2_1_5_1","volume-title":"The GAP benchmark suite,\" arXiv:1508.03619 [cs.DC]","author":"Beamer S.","year":"2015","unstructured":"S. Beamer, K. Asanovi\u0107, and D. Patterson, \"The GAP benchmark suite,\" arXiv:1508.03619 [cs.DC], 2015."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_7_1","volume-title":"MICRO-37","author":"Beckmann B. M.","year":"2004","unstructured":"B. M. Beckmann and D. A. Wood, \"Managing wire delay in large chip-multiprocessor caches,\" in Proc. MICRO-37, 2004."},{"key":"e_1_3_2_1_8_1","volume-title":"dissertation","author":"Beckmann N.","year":"2015","unstructured":"N. Beckmann, \"Design and analysis of spatially-partitioned shared caches,\" Ph.D. dissertation, Massachusetts Institute of Technology, 2015."},{"key":"e_1_3_2_1_9_1","volume-title":"PACT-22","author":"Beckmann N.","year":"2013","unstructured":"N. Beckmann and D. Sanchez, \"Jigsaw: Scalable software-defined caches,\" in Proc. PACT-22, 2013."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056022"},{"key":"e_1_3_2_1_11_1","volume-title":"HPCA-21","author":"Beckmann N.","year":"2015","unstructured":"N. Beckmann, P.-A. Tsai, and D. Sanchez, \"Scaling Distributed Cache Hierarchies through Computation and Data Co-Scheduling,\" in Proc. HPCA-21, 2015."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.09.004"},{"issue":"5","key":"e_1_3_2_1_13_1","volume":"46","author":"Blumofe R. D.","year":"1999","unstructured":"R. D. Blumofe and C. E. Leiserson, \"Scheduling multithreaded computations by work stealing,\" J. ACM, vol. 46, no. 5, 1999.","journal-title":"\"Scheduling multithreaded computations by work stealing,\" J. ACM"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491894.2466482"},{"key":"e_1_3_2_1_15_1","volume-title":"HPCA-11","author":"Chandra D.","year":"2005","unstructured":"D. Chandra, F. Guo, S. Kim, and Y. Solihin, \"Predicting inter-thread cache contention on a chip multi-processor architecture,\" in Proc. HPCA-11, 2005."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597665"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798270"},{"key":"e_1_3_2_1_18_1","volume-title":"ISCA-32","author":"Chishti Z.","year":"2005","unstructured":"Z. Chishti, M. D. Powell, and T. Vijaykumar, \"Optimizing replication, communication, and capacity allocation in CMPs,\" in Proc. ISCA-32, 2005."},{"key":"e_1_3_2_1_19_1","volume-title":"MICRO-39","author":"Cho S.","year":"2006","unstructured":"S. Cho and L. Jin, \"Managing distributed, shared L2 caches through OS-level page allocation,\" in Proc. MICRO-39, 2006."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207162"},{"key":"e_1_3_2_1_21_1","volume-title":"Plenary Talk","author":"Dally W. J.","year":"2010","unstructured":"W. J. Dally, \"GPU Computing: To Exascale and Beyond,\" in Supercomputing '10, Plenary Talk, 2010."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750398"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451157"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854347"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277725"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_15"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454136"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816018"},{"key":"e_1_3_2_1_31_1","volume-title":"MoBS","author":"Hilton A.","year":"2009","unstructured":"A. Hilton, N. Eswaran, and A. Roth, \"FIESTA: A sample-balanced multi-program workload methodology,\" Proc. MoBS, 2009."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_34_1","volume-title":"ISCA-17","author":"Jouppi N. P.","year":"1990","unstructured":"N. P. Jouppi, \"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers,\" in Proc. ISCA-17, 1990."},{"key":"e_1_3_2_1_35_1","volume-title":"A fast and high quality multilevel scheme for partitioning irregular graphs,\" SIAM J. Sci. Comput","author":"Karypis G.","unstructured":"G. Karypis and V. Kumar, \"A fast and high quality multilevel scheme for partitioning irregular graphs,\" SIAM J. Sci. Comput., vol. 20, no. 1, 1998."},{"key":"e_1_3_2_1_36_1","volume-title":"GPUs and the future of parallel computing,\" IEEE Micro, no. 5","author":"Keckler S. W.","year":"2011","unstructured":"S. W. Keckler, W. J. Dally, B. Khailany, M. Garland, and D. Glasco, \"GPUs and the future of parallel computing,\" IEEE Micro, no. 5, 2011."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750374"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"e_1_3_2_1_40_1","unstructured":"D. Lea \"A memory allocator \" http:\/\/gee.cs.oswego.edu\/dl\/html\/malloc.html 2000."},{"key":"e_1_3_2_1_41_1","volume-title":"ISCA-34","author":"Leverich J.","year":"2007","unstructured":"J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz, and C. Kozyrakis, \"Comparing memory systems for chip multiprocessors,\" in Proc. ISCA-34, 2007."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413142"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(87)90086-X"},{"key":"e_1_3_2_1_46_1","unstructured":"Micron \"1.35V DDR3L power calculator (4Gb x16 chips) \" 2013."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"e_1_3_2_1_48_1","volume-title":"Method and apparatus for implementing non-temporal stores","author":"Palanca S.","year":"2001","unstructured":"S. Palanca, V. Pentkovski, S. Tsai, and S. Maiyuran, \"Method and apparatus for implementing non-temporal stores,\" 2001, US Patent 6,205,520."},{"key":"e_1_3_2_1_49_1","volume-title":"HPCA-21","author":"Pekhimenko G.","year":"2015","unstructured":"G. Pekhimenko, T. Huberty, R. Cai, O. Mutlu, P. B. Gibbons, M. Kozuch et al., \"Exploiting compressed block size as an indicator of future reuse,\" in Proc. HPCA-21, 2015."},{"key":"e_1_3_2_1_50_1","volume-title":"SAMOS","author":"Petoumenos P.","year":"2009","unstructured":"P. Petoumenos, G. Keramidas, and S. Kaxiras, \"Instruction-based reuse-distance prediction for effective cache management,\" in Proc. SAMOS, 2009."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798236"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_53_1","volume-title":"ISSCC","author":"Rusu S.","year":"2014","unstructured":"S. Rusu, H. Muljono, D. Ayers, S. Tam, W. Chen, A. Martin et al., \"Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family,\" in Proc. ISSCC, 2014."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_57_1","volume-title":"ASPLOS-XV","author":"Sanchez D.","year":"2010","unstructured":"D. Sanchez, R. M. Yoo, and C. Kozyrakis, \"Flexible architectural support for fine-grain scheduling,\" in Proc. ASPLOS-XV, 2010."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2588555.2610518"},{"key":"e_1_3_2_1_59_1","volume-title":"High Performance Computing for Computational Science (VECPAR)","author":"Shalf J.","year":"2010","unstructured":"J. Shalf, S. Dosanjh, and J. Morrison, \"Exascale computing technology challenges,\" in Proc. High Performance Computing for Computational Science (VECPAR), 2010."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312018"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508259"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"e_1_3_2_1_63_1","volume-title":"PACT-11","author":"Wang Z.","year":"2002","unstructured":"Z. Wang, K. McKinley, A. L. Rosenberg, and C. C. Weems, \"Using the compiler to improve cache replacement decisions,\" in Proc. PACT-11, 2002."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_66_1","volume-title":"PACT-20","author":"Xiang X.","year":"2011","unstructured":"X. Xiang, B. Bao, C. Ding, and Y. Gao, \"Linear-time modeling of program working set in shared cache,\" in Proc. PACT-20, 2011."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486175"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069998"},{"key":"e_1_3_2_1_69_1","volume-title":"ASPLOS-XV","author":"Zhuravlev S.","year":"2010","unstructured":"S. Zhuravlev, S. Blagodurov, and A. Fedorova, \"Addressing shared resource contention in multicore processors via scheduling,\" in Proc. ASPLOS-XV, 2010."}],"event":{"name":"ASPLOS '16: Architectural Support for Programming Languages and Operating Systems","location":"Atlanta Georgia USA","acronym":"ASPLOS '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872362.2872363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872362.2872363","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872362.2872363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:41:28Z","timestamp":1763458888000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872362.2872363"}},"subtitle":["Improving Dynamic Cache Management with Static Data Classification"],"short-title":[],"issued":{"date-parts":[[2016,3,25]]},"references-count":69,"alternative-id":["10.1145\/2872362.2872363","10.1145\/2872362"],"URL":"https:\/\/doi.org\/10.1145\/2872362.2872363","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2954679.2872363","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2980024.2872363","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,3,25]]},"assertion":[{"value":"2016-03-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}