{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:48:18Z","timestamp":1772164098450,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":69,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T00:00:00Z","timestamp":1458864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","doi-asserted-by":"publisher","award":["UID\/CEC\/50021\/2013 and EXPL\/EEI-ESS\/0361\/2013"],"award-info":[{"award-number":["UID\/CEC\/50021\/2013 and EXPL\/EEI-ESS\/0361\/2013"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,25]]},"DOI":"10.1145\/2872362.2872385","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T09:24:30Z","timestamp":1459157070000},"page":"757-771","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["ProteusTM"],"prefix":"10.1145","author":[{"given":"Diego","family":"Didona","sequence":"first","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisbon, Portugal"}]},{"given":"Nuno","family":"Diegues","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisbon, Portugal"}]},{"given":"Anne-Marie","family":"Kermarrec","sequence":"additional","affiliation":[{"name":"INRIA, Rennes, France"}]},{"given":"Rachid","family":"Guerraoui","sequence":"additional","affiliation":[{"name":"EPFL, Lausagne, Switzerland"}]},{"given":"Ricardo","family":"Neves","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisbon, Portugal"}]},{"given":"Paolo","family":"Romano","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisbon, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2016,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593241"},{"key":"e_1_3_2_1_2_1","volume-title":"Detection of Abrupt Changes: Theory and Application","author":"Basseville Mich\u00e8le","year":"1993","unstructured":"Mich\u00e8le Basseville and Igor V. Nikiforov . Detection of Abrupt Changes: Theory and Application . Prentice-Hall, Inc. , Upper Saddle River, NJ, USA, 1993 . Mich\u00e8le Basseville and Igor V. Nikiforov. Detection of Abrupt Changes: Theory and Application. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1993."},{"key":"e_1_3_2_1_3_1","volume-title":"Bal\u00e1zs K\u00e9gl. Algorithms for Hyper-Parameter Optimization. In Proceedings of the Annual Conference on Neural Information Processing Systems, NIPS","author":"Bergstra James","year":"2011","unstructured":"James Bergstra , R. Bardenet , Yoshua Bengio , and Bal\u00e1zs K\u00e9gl. Algorithms for Hyper-Parameter Optimization. In Proceedings of the Annual Conference on Neural Information Processing Systems, NIPS , Granada, Spain , 2011 . James Bergstra, R. Bardenet, Yoshua Bengio, and Bal\u00e1zs K\u00e9gl. Algorithms for Hyper-Parameter Optimization. In Proceedings of the Annual Conference on Neural Information Processing Systems, NIPS, Granada, Spain, 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2503308.2188395"},{"key":"e_1_3_2_1_5_1","volume-title":"Pattern Recognition and Machine Learning","author":"Bishop Christopher M.","year":"2006","unstructured":"Christopher M. Bishop . Pattern Recognition and Machine Learning . Springer-Verlag New York, Inc. , 2006 . Christopher M. Bishop. Pattern Recognition and Machine Learning. Springer-Verlag New York, Inc., 2006."},{"key":"e_1_3_2_1_6_1","volume-title":"Pattern Recognition and Machine Learning","author":"Bishop Christopher M.","year":"2007","unstructured":"Christopher M. Bishop . Pattern Recognition and Machine Learning . 2007 . Christopher M. Bishop. Pattern Recognition and Machine Learning. 2007."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00058655"},{"key":"e_1_3_2_1_8_1","volume-title":"December","author":"Brochu Eric","year":"2010","unstructured":"Eric Brochu , Vlad M Cora , and Nando de Freitas . A Tutorial on Bayesian Optimization of Expensive Cost Functions, with Application to Active User Modeling and Hierarchical Reinforcement Learning. eprint arXiv:1012.2599, arXiv.org , December 2010 . Eric Brochu, Vlad M Cora, and Nando de Freitas. A Tutorial on Bayesian Optimization of Expensive Cost Functions, with Application to Active User Modeling and Hierarchical Reinforcement Learning. eprint arXiv:1012.2599, arXiv.org, December 2010."},{"key":"e_1_3_2_1_9_1","volume-title":"Kunle Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In Proceedings of The IEEE International Symposium on Workload Characterization, IISWC","author":"Minh Chi Cao","year":"2008","unstructured":"Chi Cao Minh , JaeWoong Chung , Christos Kozyrakis , and Kunle Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In Proceedings of The IEEE International Symposium on Workload Characterization, IISWC , 2008 . Chi Cao Minh, JaeWoong Chung, Christos Kozyrakis, and Kunle Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In Proceedings of The IEEE International Symposium on Workload Characterization, IISWC, 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/170036.170041"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400214.1400228"},{"key":"e_1_3_2_1_12_1","first-page":"465","volume-title":"Jean-Fran\u00e7ois M\u00e9haut. Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications. In Proceedings of the European Conference on Parallel Processing, Euro-Par","author":"Castro M\u00e1rcio","year":"2012","unstructured":"M\u00e1rcio Castro , Lu\u00eds Fabr\u00edcioWanderley G\u00f3es , LuizGustavo Fernandes , and Jean-Fran\u00e7ois M\u00e9haut. Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications. In Proceedings of the European Conference on Parallel Processing, Euro-Par , pages 465 -- 476 . 2012 . M\u00e1rcio Castro, Lu\u00edsFabr\u00edcioWanderley G\u00f3es, LuizGustavo Fernandes, and Jean-Fran\u00e7ois M\u00e9haut. Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications. In Proceedings of the European Conference on Parallel Processing, Euro-Par, pages 465--476. 2012."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989357"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1242572.1242610"},{"key":"e_1_3_2_1_17_1","first-page":"189","volume-title":"Christian Le. RAPL: Memory Power Estimation and Capping. In Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED","author":"David Howard","year":"2010","unstructured":"Howard David , Eugene Gorbatov , Ulf R. Hanebutte , Rahul Khanna , and Christian Le. RAPL: Memory Power Estimation and Capping. In Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED , pages 189 -- 194 , 2010 . Howard David, Eugene Gorbatov, Ulf R. Hanebutte, Rahul Khanna, and Christian Le. RAPL: Memory Power Estimation and Capping. In Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED, pages 189--194, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522714"},{"key":"e_1_3_2_1_19_1","first-page":"293","volume-title":"Dasarathi Sampath. The YouTube Video Recommendation System. In Proceedings of the ACM Conference on Recommender Systems, RecSys","author":"Davidson James","year":"2010","unstructured":"James Davidson , Benjamin Liebald , Junning Liu , Palash Nandy , Taylor Van Vleet , Ullas Gargi , Sujoy Gupta , Yu He , Mike Lambert , Blake Livingston , and Dasarathi Sampath. The YouTube Video Recommendation System. In Proceedings of the ACM Conference on Recommender Systems, RecSys , pages 293 -- 296 , 2010 . James Davidson, Benjamin Liebald, Junning Liu, Palash Nandy, Taylor Van Vleet, Ullas Gargi, Sujoy Gupta, Yu He, Mike Lambert, Blake Livingston, and Dasarathi Sampath. The YouTube Video Recommendation System. In Proceedings of the ACM Conference on Recommender Systems, RecSys, pages 293--296, 2010."},{"key":"e_1_3_2_1_20_1","first-page":"77","volume-title":"Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS","author":"Delimitrou Christina","year":"2013","unstructured":"Christina Delimitrou and Christos Kozyrakis . Paragon: QoS-aware Scheduling for Heterogeneous Datacenters . In Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS , pages 77 -- 88 , 2013 . Christina Delimitrou and Christos Kozyrakis. Paragon: QoS-aware Scheduling for Heterogeneous Datacenters. In Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS, pages 77--88, 2013."},{"key":"e_1_3_2_1_21_1","first-page":"127","volume-title":"Proceedings of Architectural Support for Programming Languages and Operating Systems, ASPLOS","author":"Delimitrou Christina","year":"2014","unstructured":"Christina Delimitrou and Christos Kozyrakis . Quasar : resource-efficient and QoS-aware cluster management . In Proceedings of Architectural Support for Programming Languages and Operating Systems, ASPLOS , pages 127 -- 144 , 2014 . Christina Delimitrou and Christos Kozyrakis. Quasar: resource-efficient and QoS-aware cluster management. In Proceedings of Architectural Support for Programming Languages and Operating Systems, ASPLOS, pages 127--144, 2014."},{"key":"e_1_3_2_1_22_1","first-page":"194","volume-title":"Nir Shavit. Transactional Locking II. In Proceedings of the International Conference on Distributed Computing, DISC","author":"Dice Dave","year":"2006","unstructured":"Dave Dice , Ori Shalev , and Nir Shavit. Transactional Locking II. In Proceedings of the International Conference on Distributed Computing, DISC , pages 194 -- 208 , 2006 . Dave Dice, Ori Shalev, and Nir Shavit. Transactional Locking II. In Proceedings of the International Conference on Distributed Computing, DISC, pages 194--208, 2006."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40148-0_17"},{"key":"e_1_3_2_1_25_1","first-page":"209","volume-title":"Diegues and Paolo Romano. Self-Tuning Intel Transactional Synchronization Extensions. In Proceedings of the USENIX International Conference on Autonomic Computing","author":"Nuno","year":"2014","unstructured":"Nuno Diegues and Paolo Romano. Self-Tuning Intel Transactional Synchronization Extensions. In Proceedings of the USENIX International Conference on Autonomic Computing , pages 209 -- 219 , Philadelphia, PA , 2014 . Nuno Diegues and Paolo Romano. Self-Tuning Intel Transactional Synchronization Extensions. In Proceedings of the USENIX International Conference on Autonomic Computing, pages 209--219, Philadelphia, PA, 2014."},{"key":"e_1_3_2_1_26_1","first-page":"3","volume-title":"Lu\u0131s Rodrigues. Virtues and Limitations of Commodity Hardware Transactional Memory. In Proceedings of the International Conference on Parallel Architectures and Compilation, PACT","author":"Diegues Nuno","year":"2014","unstructured":"Nuno Diegues , Paolo Romano , and Lu\u0131s Rodrigues. Virtues and Limitations of Commodity Hardware Transactional Memory. In Proceedings of the International Conference on Parallel Architectures and Compilation, PACT , pages 3 -- 14 , 2014 . Nuno Diegues, Paolo Romano, and Lu\u0131s Rodrigues. Virtues and Limitations of Commodity Hardware Transactional Memory. In Proceedings of the International Conference on Parallel Architectures and Compilation, PACT, pages 3--14, 2014."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542494"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.14778\/1687627.1687767"},{"key":"e_1_3_2_1_29_1","first-page":"237","volume-title":"Torvald Riegel. Dynamic Performance Tuning of Word-based Software Transactional Memory. In Proc. of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP","author":"Felber Pascal","year":"2008","unstructured":"Pascal Felber , Christof Fetzer , and Torvald Riegel. Dynamic Performance Tuning of Word-based Software Transactional Memory. In Proc. of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP , pages 237 -- 246 , 2008 . Pascal Felber, Christof Fetzer, and Torvald Riegel. Dynamic Performance Tuning of Word-based Software Transactional Memory. In Proc. of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP, pages 237--246, 2008."},{"key":"e_1_3_2_1_30_1","first-page":"303","volume-title":"Bastian Pochon. Polymorphic Contention Management. In Proceedings of the International Conference on Distributed Computing, DISC","author":"Guerraoui Rachid","year":"2005","unstructured":"Rachid Guerraoui , Maurice Herlihy , and Bastian Pochon. Polymorphic Contention Management. In Proceedings of the International Conference on Distributed Computing, DISC , pages 303 -- 323 , 2005 . Rachid Guerraoui, Maurice Herlihy, and Bastian Pochon. Polymorphic Contention Management. In Proceedings of the International Conference on Distributed Computing, DISC, pages 303--323, 2005."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073863"},{"key":"e_1_3_2_1_32_1","first-page":"315","volume-title":"Proceedings of the ACM SIGOPS European Conference on Computer Systems, EuroSys","author":"Guerraoui Rachid","year":"2007","unstructured":"Rachid Guerraoui , Michal Kapalka , and Jan Vitek . STMBench7 : A Benchmark for Software Transactional Memory . In Proceedings of the ACM SIGOPS European Conference on Computer Systems, EuroSys , pages 315 -- 324 , 2007 . Rachid Guerraoui, Michal Kapalka, and Jan Vitek. STMBench7: A Benchmark for Software Transactional Memory. In Proceedings of the ACM SIGOPS European Conference on Computer Systems, EuroSys, pages 315--324, 2007."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1656274.1656278"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"Harris Tim","year":"2010","unstructured":"Tim Harris , James Larus , and Ravi Rajwar . Transactional Memory , 2 nd Edition. Morgan and Claypool Publishers , 2 nd edition, 2010 . Tim Harris, James Larus, and Ravi Rajwar. Transactional Memory, 2nd Edition. Morgan and Claypool Publishers, 2nd edition, 2010.","edition":"2"},{"key":"e_1_3_2_1_35_1","first-page":"289","volume-title":"Proceedings of the Annual International Symposium on Computer Architecture, ISCA","author":"Herlihy Maurice","year":"1993","unstructured":"Maurice Herlihy and J. Eliot B. Moss . Transactional memory : Architectural support for lock-free data structures . In Proceedings of the Annual International Symposium on Computer Architecture, ISCA , pages 289 -- 300 , 1993 . Maurice Herlihy and J. Eliot B. Moss. Transactional memory: Architectural support for lock-free data structures. In Proceedings of the Annual International Symposium on Computer Architecture, ISCA, pages 289--300, 1993."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573184"},{"key":"e_1_3_2_1_37_1","first-page":"507","volume-title":"Kevin Leyton-Brown. Sequential Model-based Optimization for General Algorithm Configuration. In Proceedings of the International Conference on Learning and Intelligent Optimization, LION","author":"Hutter Frank","year":"2011","unstructured":"Frank Hutter , Holger H. Hoos , and Kevin Leyton-Brown. Sequential Model-based Optimization for General Algorithm Configuration. In Proceedings of the International Conference on Learning and Intelligent Optimization, LION , pages 507 -- 523 , 2011 . Frank Hutter, Holger H. Hoos, and Kevin Leyton-Brown. Sequential Model-based Optimization for General Algorithm Configuration. In Proceedings of the International Conference on Learning and Intelligent Optimization, LION, pages 507--523, 2011."},{"key":"e_1_3_2_1_38_1","volume-title":"Intel Transactional Memory Compiler and Runtime Application Binary Interface. https:\/\/gcc.gnu.org\/wiki\/TransactionalMemory?action=AttachFile&do=get&target=Intel-TM-ABI-1_1_20060506.pdf","author":"Intel Corporation","year":"2009","unstructured":"Intel Corporation . Intel Transactional Memory Compiler and Runtime Application Binary Interface. https:\/\/gcc.gnu.org\/wiki\/TransactionalMemory?action=AttachFile&do=get&target=Intel-TM-ABI-1_1_20060506.pdf , 2009 . Intel Corporation. Intel Transactional Memory Compiler and Runtime Application Binary Interface. https:\/\/gcc.gnu.org\/wiki\/TransactionalMemory?action=AttachFile&do=get&target=Intel-TM-ABI-1_1_20060506.pdf, 2009."},{"key":"e_1_3_2_1_39_1","first-page":"25","volume-title":"Dan Greiner. Transactional Memory Architecture and Implementation for IBM System Z. In Proceedings of the Annual nternational Symposium on Microarchitecture, MICRO","author":"Jacobi Christian","year":"2012","unstructured":"Christian Jacobi , Timothy Slegel , and Dan Greiner. Transactional Memory Architecture and Implementation for IBM System Z. In Proceedings of the Annual nternational Symposium on Microarchitecture, MICRO , pages 25 -- 36 , 2012 . Christian Jacobi, Timothy Slegel, and Dan Greiner. Transactional Memory Architecture and Implementation for IBM System Z. In Proceedings of the Annual nternational Symposium on Microarchitecture, MICRO, pages 25--36, 2012."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008306431147"},{"key":"e_1_3_2_1_41_1","first-page":"476","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture","author":"Karnagel T.","year":"2014","unstructured":"T. Karnagel , R. Dementiev , R. Rajwar , K. Lai , T. Legler , B. Schlegel , and W. Lehner . Improving in-memory database index performance with Intel Transactional Synchronization Extensions . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture , pages 476 -- 487 , 2014 . T. Karnagel, R. Dementiev, R. Rajwar, K. Lai, T. Legler, B. Schlegel, and W. Lehner. Improving in-memory database index performance with Intel Transactional Synchronization Extensions. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture, pages 476--487, 2014."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2576793"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.14778\/2095686.2095689"},{"key":"e_1_3_2_1_44_1","volume-title":"Workshop on Transactional Computing (Transact)","author":"Lev Yossi","year":"2007","unstructured":"Yossi Lev , Mark Moir , and Dan Nussbaum . Phtm : Phased transactional memory . In Workshop on Transactional Computing (Transact) , 2007 . Yossi Lev, Mark Moir, and Dan Nussbaum. Phtm: Phased transactional memory. In Workshop on Transactional Computing (Transact), 2007."},{"issue":"1","key":"e_1_3_2_1_45_1","first-page":"76","article-title":"Amazon.","volume":"7","author":"Linden Greg","year":"2003","unstructured":"Greg Linden , Brent Smith , and Jeremy York . Amazon. Com Recommendations: Item-to-Item Collaborative Filtering. IEEE Internet Computing , 7 ( 1 ): 76 -- 80 , January 2003 . Greg Linden, Brent Smith, and Jeremy York. Amazon.Com Recommendations: Item-to-Item Collaborative Filtering. IEEE Internet Computing, 7(1):76--80, January 2003.","journal-title":"Com Recommendations: Item-to-Item Collaborative Filtering. IEEE Internet Computing"},{"key":"e_1_3_2_1_46_1","first-page":"41","volume-title":"Cristiana Amza. Transactional Memory Support for Scalable and Transparent Parallelization of Multiplayer Games. In Proceedings of the ACM SIGOPS European Conference on Computer Systems, EuroSys","author":"Lupei Daniel","year":"2010","unstructured":"Daniel Lupei , Bogdan Simion , Don Pinto , Matthew Misler , Mihai Burcea , William Krick , and Cristiana Amza. Transactional Memory Support for Scalable and Transparent Parallelization of Multiplayer Games. In Proceedings of the ACM SIGOPS European Conference on Computer Systems, EuroSys , pages 41 -- 54 , 2010 . Daniel Lupei, Bogdan Simion, Don Pinto, Matthew Misler, Mihai Burcea, William Krick, and Cristiana Amza. Transactional Memory Support for Scalable and Transparent Parallelization of Multiplayer Games. In Proceedings of the ACM SIGOPS European Conference on Computer Systems, EuroSys, pages 41--54, 2010."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486188"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442527"},{"key":"e_1_3_2_1_49_1","unstructured":"Yang Ni Adam Welc Ali-Reza Adl-Tabatabai Moshe Bach Sion Berkowits James Cownie Robert Geva Sergey Kozhukow Ravi Narayanaswamy Jeffrey Olivier Serguei Preis Bratin Saha Ady Tal and Xinmin Tian. Design and Implementation of Transactional Constructs for C\/C Yang Ni Adam Welc Ali-Reza Adl-Tabatabai Moshe Bach Sion Berkowits James Cownie Robert Geva Sergey Kozhukow Ravi Narayanaswamy Jeffrey Olivier Serguei Preis Bratin Saha Ady Tal and Xinmin Tian. Design and Implementation of Transactional Constructs for C\/C"},{"key":"e_1_3_2_1_50_1","first-page":"195","volume-title":"Proceedings of the ACM SIGPLAN Conference on Object-oriented Programming Systems Languages and Applications, OOPSLA","year":"2008","unstructured":". In Proceedings of the ACM SIGPLAN Conference on Object-oriented Programming Systems Languages and Applications, OOPSLA , pages 195 -- 212 , 2008 . . In Proceedings of the ACM SIGPLAN Conference on Object-oriented Programming Systems Languages and Applications, OOPSLA, pages 195--212, 2008."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254899"},{"key":"e_1_3_2_1_52_1","volume-title":"Manning Publications Co.","author":"Owen Sean","year":"2011","unstructured":"Sean Owen , Robin Anil , Ted Dunning , and Ellen Friedman . Mahout in Action . Manning Publications Co. , Greenwich, CT, USA , 2011 . Sean Owen, Robin Anil, Ted Dunning, and Ellen Friedman. Mahout in Action. Manning Publications Co., Greenwich, CT, USA, 2011."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00224-013-9452-5"},{"key":"e_1_3_2_1_54_1","first-page":"137","volume-title":"Xiaobo Zhou. User-Centric Heterogeneity-Aware MapReduce Job Provisioning in the Public Cloud. In Proceedings of the International Conference on Autonomic Computing, ICAC","author":"Pettijohn Eric","year":"2014","unstructured":"Eric Pettijohn , Yanfei Guo , Palden Lama , and Xiaobo Zhou. User-Centric Heterogeneity-Aware MapReduce Job Provisioning in the Public Cloud. In Proceedings of the International Conference on Autonomic Computing, ICAC , pages 137 -- 143 , 2014 . Eric Pettijohn, Yanfei Guo, Palden Lama, and Xiaobo Zhou. User-Centric Heterogeneity-Aware MapReduce Job Provisioning in the Public Cloud. In Proceedings of the International Conference on Autonomic Computing, ICAC, pages 137--143, 2014."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/2124405"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3206.001.0001","volume-title":"Gaussian Processes for Machine Learning","author":"Rasmussen Carl Edward","year":"2005","unstructured":"Carl Edward Rasmussen and Christopher K. I. Williams . Gaussian Processes for Machine Learning . The MIT Press , 2005 . Carl Edward Rasmussen and Christopher K. I. Williams. Gaussian Processes for Machine Learning. The MIT Press, 2005."},{"key":"e_1_3_2_1_57_1","first-page":"271","volume-title":"Proceedings of Communicating Process Architectures, CPA","author":"Ritson Carl","year":"2013","unstructured":"Carl Ritson and Frederick Barnes . An Evaluation of Intel's Restricted Transactional Memory for CPAs . In Proceedings of Communicating Process Architectures, CPA , pages 271 -- 292 , 2013 . Carl Ritson and Frederick Barnes. An Evaluation of Intel's Restricted Transactional Memory for CPAs. In Proceedings of Communicating Process Architectures, CPA, pages 271--292, 2013."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693462"},{"key":"e_1_3_2_1_59_1","first-page":"399","volume-title":"Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS","author":"Ruan Wenjia","year":"2014","unstructured":"Wenjia Ruan , Trilok Vyas , Yujie Liu , and Michael Spear . Transactionalizing Legacy Code: An Experience Report Using GCC and Memcached . In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS , pages 399 -- 412 , New York, NY , USA, 2014 . ACM. Wenjia Ruan, Trilok Vyas, Yujie Liu, and Michael Spear. Transactionalizing Legacy Code: An Experience Report Using GCC and Memcached. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS, pages 399--412, New York, NY, USA, 2014. ACM."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.40"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Pierangelo Di Sanzo Francesco Del Re Diego Rughetti Bruno Ciciani and Francesco Quaglia. Regulating Concurrency in Software Transactional Memory: An Effective Model-based Approach. In Proceedings of the IEEE International Conference on Self-Adaptive and Self-Organizing Systems SASO pages 31--40 2013. Pierangelo Di Sanzo Francesco Del Re Diego Rughetti Bruno Ciciani and Francesco Quaglia. Regulating Concurrency in Software Transactional Memory: An Effective Model-based Approach. In Proceedings of the IEEE International Conference on Self-Adaptive and Self-Organizing Systems SASO pages 31--40 2013.","DOI":"10.1109\/SASO.2013.35"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/421425"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1145\/2487575.2487629","volume-title":"Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, KDD","author":"Thornton Chris","year":"2013","unstructured":"Chris Thornton , Frank Hutter , Holger H. Hoos , and Kevin Leyton-Brown . Auto-WEKA: Combined Selection and Hyperparameter Optimization of Classification Algorithms . In Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, KDD , pages 847 -- 855 , 2013 . Chris Thornton, Frank Hutter, Holger H. Hoos, and Kevin Leyton-Brown. Auto-WEKA: Combined Selection and Hyperparameter Optimization of Classification Algorithms. In Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, KDD, pages 847--855, 2013."},{"key":"e_1_3_2_1_64_1","volume-title":"http:\/\/www.tpc.org\/tpcc","author":"TPC Council","year":"2011","unstructured":"TPC Council . TPC-C Benchmark . http:\/\/www.tpc.org\/tpcc , 2011 . TPC Council. TPC-C Benchmark. http:\/\/www.tpc.org\/tpcc, 2011."},{"key":"e_1_3_2_1_65_1","first-page":"18","volume-title":"Samuel Madden. Speedy Transactions in Multicore In-memory Databases. In Proceedings of the ACM Symposium on Operating Systems Principles, SOSP","author":"Tu Stephen","year":"2013","unstructured":"Stephen Tu , Wenting Zheng , Eddie Kohler , Barbara Liskov , and Samuel Madden. Speedy Transactions in Multicore In-memory Databases. In Proceedings of the ACM Symposium on Operating Systems Principles, SOSP , pages 18 -- 32 , 2013 . Stephen Tu, Wenting Zheng, Eddie Kohler, Barbara Liskov, and Samuel Madden. Speedy Transactions in Multicore In-memory Databases. In Proceedings of the ACM Symposium on Operating Systems Principles, SOSP, pages 18--32, 2013."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086705"},{"key":"e_1_3_2_1_67_1","first-page":"287","volume-title":"Li Zhang. A Smart Hill-climbing Algorithm for Application Server Configuration. In Proceedings of the International Conference on World Wide Web, WWW","author":"Xi Bowei","year":"2004","unstructured":"Bowei Xi , Zhen Liu , Mukund Raghavachari , Cathy H. Xia , and Li Zhang. A Smart Hill-climbing Algorithm for Application Server Configuration. In Proceedings of the International Conference on World Wide Web, WWW , pages 287 -- 296 , 2004 . Bowei Xi, Zhen Liu, Mukund Raghavachari, Cathy H. Xia, and Li Zhang. A Smart Hill-climbing Algorithm for Application Server Configuration. In Proceedings of the International Conference on World Wide Web, WWW, pages 287--296, 2004."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"e_1_3_2_1_69_1","first-page":"18","volume-title":"Yoshio Turner. JustRunIt: Experiment-based Management of Virtualized Data Centers. In Proceedings of the Conference on USENIX Annual Technical Conference, ATC","author":"Zheng Wei","year":"2009","unstructured":"Wei Zheng , Ricardo Bianchini , G. John Janakiraman , Jose Renato Santos , and Yoshio Turner. JustRunIt: Experiment-based Management of Virtualized Data Centers. In Proceedings of the Conference on USENIX Annual Technical Conference, ATC , pages 18 -- 18 , Berkeley, CA, USA , 2009 . USENIX Association. Wei Zheng, Ricardo Bianchini, G. John Janakiraman, Jose Renato Santos, and Yoshio Turner. JustRunIt: Experiment-based Management of Virtualized Data Centers. In Proceedings of the Conference on USENIX Annual Technical Conference, ATC, pages 18--18, Berkeley, CA, USA, 2009. USENIX Association."}],"event":{"name":"ASPLOS '16: Architectural Support for Programming Languages and Operating Systems","location":"Atlanta Georgia USA","acronym":"ASPLOS '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872362.2872385","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872362.2872385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:39:16Z","timestamp":1750207156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872362.2872385"}},"subtitle":["Abstraction Meets Performance in Transactional Memory"],"short-title":[],"issued":{"date-parts":[[2016,3,25]]},"references-count":69,"alternative-id":["10.1145\/2872362.2872385","10.1145\/2872362"],"URL":"https:\/\/doi.org\/10.1145\/2872362.2872385","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2954679.2872385","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2980024.2872385","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,3,25]]},"assertion":[{"value":"2016-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}