{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:52Z","timestamp":1772164072992,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,3,25]],"date-time":"2016-03-25T00:00:00Z","timestamp":1458864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,25]]},"DOI":"10.1145\/2872362.2872394","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T09:24:30Z","timestamp":1459157070000},"page":"33-47","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":81,"title":["Dirigent"],"prefix":"10.1145","author":[{"given":"Haishan","family":"Zhu","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]},{"given":"Mattan","family":"Erez","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739737"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00193ED1V01Y200905CAC006"},{"key":"e_1_3_2_1_4_1","unstructured":"Dominik Brodowski and Nico Golde. CPU Frequency and Voltage Scaling Code in the Linux kernel.  Dominik Brodowski and Nico Golde. CPU Frequency and Voltage Scaling Code in the Linux kernel."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830798"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281192.1281210"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of Design Automation Conference. Citeseer","author":"Chiou Derek","year":"2000","unstructured":"Derek Chiou , Prabhat Jain , Srinivas Devadas , and Larry Rudolph . Dynamic cache partitioning via columnization . In Proceedings of Design Automation Conference. Citeseer , 2000 . Derek Chiou, Prabhat Jain, Srinivas Devadas, and Larry Rudolph. Dynamic cache partitioning via columnization. In Proceedings of Design Automation Conference. Citeseer, 2000."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114206"},{"key":"e_1_3_2_1_9_1","volume":"201","author":"Cook Henry","unstructured":"Henry Cook , Miquel Moreto , Sarah Bird , Khanh Dao , David A Patterson , and Krste Asanovic . A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness. In ACM SIGARCH Computer Architecture News. ACM , 201 3. Henry Cook, Miquel Moreto, Sarah Bird, Khanh Dao, David A Patterson, and Krste Asanovic. A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness. In ACM SIGARCH Computer Architecture News. ACM, 2013.","journal-title":"ACM SIGARCH Computer Architecture News. ACM"},{"key":"e_1_3_2_1_10_1","volume-title":"Journal of Machine Learning Research","author":"Curtin Ryan R.","year":"2013","unstructured":"Ryan R. Curtin , James R. Cline , Neil P. Slagle , William B. March , P. Ram , Nishant A. Mehta , and Alexander G. Gray . MLPACK: A scalable C++ machine learning library . Journal of Machine Learning Research , 2013 . Ryan R. Curtin, James R. Cline, Neil P. Slagle, William B. March, P. Ram, Nishant A. Mehta, and Alexander G. Gray. MLPACK: A scalable C++ machine learning library. Journal of Machine Learning Research, 2013."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_2_1_12_1","volume":"201","author":"Delimitrou Christina","unstructured":"Christina Delimitrou and Christos Kozyrakis . Paragon: Qos-aware scheduling for heterogeneous datacenters. ACM SIGARCH Computer Architecture News , 201 3. Christina Delimitrou and Christos Kozyrakis. Paragon: Qos-aware scheduling for heterogeneous datacenters. ACM SIGARCH Computer Architecture News, 2013.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_13_1","volume-title":"ACM SIGPLAN Notices","author":"Delimitrou Christina","year":"2014","unstructured":"Christina Delimitrou and Christos Kozyrakis . Quasar : Resource-efficient and qos-aware cluster management . ACM SIGPLAN Notices , 2014 . Christina Delimitrou and Christos Kozyrakis. Quasar: Resource-efficient and qos-aware cluster management. ACM SIGPLAN Notices, 2014."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"e_1_3_2_1_15_1","volume":"201","author":"Ebrahimi Eiman","unstructured":"Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , and Yale N Patt . Prefetch-aware shared resource management for multi-core systems. ACM SIGARCH Computer Architecture News , 201 1. Eiman Ebrahimi, Chang Joo Lee, Onur Mutlu, and Yale N Patt. Prefetch-aware shared resource management for multi-core systems. ACM SIGARCH Computer Architecture News, 2011.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_16_1","volume":"200","author":"Fan Xiaobo","unstructured":"Xiaobo Fan , Wolf-Dietrich Weber , and Luiz Andre Barroso . Power provisioning for a warehouse-sized computer. In ACM SIGARCH Computer Architecture News. ACM , 200 7. Xiaobo Fan, Wolf-Dietrich Weber, and Luiz Andre Barroso. Power provisioning for a warehouse-sized computer. In ACM SIGARCH Computer Architecture News. ACM, 2007.","journal-title":"ACM SIGARCH Computer Architecture News. ACM"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694347"},{"key":"e_1_3_2_1_18_1","volume":"200","author":"Henning John L.","unstructured":"John L. Henning . Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News , 200 6. John L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News, 2006.","journal-title":"SIGARCH Comput. Archit. News"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542342"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1809049.1809065"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056039"},{"key":"e_1_3_2_1_22_1","volume":"201","author":"Illikkal Ramesh","unstructured":"Ramesh Illikkal , Vineet Chadha , Andrew Herdrich , Ravi Iyer , and Donald Newell . PIRATE: Qo S and performance management in CMP architectures. ACM SIGMETRICS Performance Evaluation Review , 201 0. Ramesh Illikkal, Vineet Chadha, Andrew Herdrich, Ravi Iyer, and Donald Newell. PIRATE: QoS and performance management in CMP architectures. ACM SIGMETRICS Performance Evaluation Review, 2010.","journal-title":"ACM SIGMETRICS Performance Evaluation Review"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. Intel Product Information.  Intel. Intel Product Information."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel. Cache Monitoring Technology and Cache Allocation Technology.  Intel. Cache Monitoring Technology and Cache Allocation Technology."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. Intel 64 and IA-32 Architectures Software Developer Manuals.  Intel. Intel 64 and IA-32 Architectures Software Developer Manuals."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 18th annual international conference on Supercomputing. ACM","author":"Iyer Ravi","year":"2004","unstructured":"Ravi Iyer . Cqos : a framework for enabling qos in shared caches of cmp platforms . In Proceedings of the 18th annual international conference on Supercomputing. ACM , 2004 . Ravi Iyer. Cqos: a framework for enabling qos in shared caches of cmp platforms. In Proceedings of the 18th annual international conference on Supercomputing. ACM, 2004."},{"key":"e_1_3_2_1_27_1","volume":"200","author":"Iyer Ravi","unstructured":"Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , and Steve Reinhardt . Qos policies and architecture for cache\/memory in cmp platforms. ACM SIGMETRICS Performance Evaluation Review , 200 7. Ravi Iyer, Li Zhao, Fei Guo, Ramesh Illikkal, Srihari Makineni, Don Newell, Yan Solihin, Lisa Hsu, and Steve Reinhardt. Qos policies and architecture for cache\/memory in cmp platforms. ACM SIGMETRICS Performance Evaluation Review, 2007.","journal-title":"ACM SIGMETRICS Performance Evaluation Review"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228513"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389066"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830797"},{"key":"e_1_3_2_1_32_1","volume":"201","author":"Kasture Harshad","unstructured":"Harshad Kasture and Daniel Sanchez . Ubik: efficient cache sharing with strict qos for latency-critical workloads. ACM SIGARCH Computer Architecture News , 201 4. Harshad Kasture and Daniel Sanchez. Ubik: efficient cache sharing with strict qos for latency-critical workloads. ACM SIGARCH Computer Architecture News, 2014.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_33_1","volume-title":"High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on. IEEE","author":"Kim Wonyoung","year":"2008","unstructured":"Wonyoung Kim , Meeta S Gupta , Gu-Yeon Wei , and David Brooks . System level analysis of fast, per-core dvfs using on-chip switching regulators . In High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on. IEEE , 2008 . Wonyoung Kim, Meeta S Gupta, Gu-Yeon Wei, and David Brooks. System level analysis of fast, per-core dvfs using on-chip switching regulators. In High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on. IEEE, 2008."},{"key":"e_1_3_2_1_34_1","volume-title":"High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE","author":"Kim Yoongu","year":"2010","unstructured":"Yoongu Kim , Dongsu Han , Onur Mutlu , and Mor Harchol-Balter . Atlas : A scalable and high-performance scheduling algorithm for multiple memory controllers . In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE , 2010 . Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE, 2010."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11036-012-0368-0"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735997.1736012"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592821"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2696535.2696543"},{"key":"e_1_3_2_1_39_1","volume-title":"High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE","author":"Liu Fang","year":"2010","unstructured":"Fang Liu , Xiaowei Jiang , and Yan Solihin . Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance . In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE , 2010 . Fang Liu, Xiaowei Jiang, and Yan Solihin. Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE, 2010."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830776"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceeding of the 41st annual international symposium on Computer architecuture","author":"Lo David","year":"2014","unstructured":"David Lo , Liqun Cheng , Rama Govindaraju , Luiz Andre Barroso, and Christos Kozyrakis. Towards energy proportionality for large-scale latency-critical workloads . In Proceeding of the 41st annual international symposium on Computer architecuture . IEEE Press , 2014 . David Lo, Liqun Cheng, Rama Govindaraju, Luiz Andre Barroso, and Christos Kozyrakis. Towards energy proportionality for large-scale latency-critical workloads. In Proceeding of the 41st annual international symposium on Computer architecuture. IEEE Press, 2014."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_2_1_43_1","volume-title":"Quality of Service, 2002. Tenth IEEE International Workshop on. IEEE","author":"Lu Ying","year":"2002","unstructured":"Ying Lu , Tarek Abdelzaher , Chenyang Lu , and Gang Tao . An adaptive control framework for qos guarantees and its application to differentiated caching . In Quality of Service, 2002. Tenth IEEE International Workshop on. IEEE , 2002 . Ying Lu, Tarek Abdelzaher, Chenyang Lu, and Gang Tao. An adaptive control framework for qos guarantees and its application to differentiated caching. In Quality of Service, 2002. Tenth IEEE International Workshop on. IEEE, 2002."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694382"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_50_1","volume":"200","author":"Mutlu Onur","unstructured":"Onur Mutlu and Thomas Moscibroda . Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems. In ACM SIGARCH Computer Architecture News. IEEE Computer Society , 200 8. Onur Mutlu and Thomas Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems. In ACM SIGARCH Computer Architecture News. IEEE Computer Society, 2008.","journal-title":"ACM SIGARCH Computer Architecture News. IEEE Computer Society"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755938"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"e_1_3_2_1_55_1","volume":"201","author":"Sanchez Daniel","unstructured":"Daniel Sanchez and Christos Kozyrakis . Vantage: scalable and efficient fine-grain cache partitioning. In ACM SIGARCH Computer Architecture News. ACM , 201 1. Daniel Sanchez and Christos Kozyrakis. Vantage: scalable and efficient fine-grain cache partitioning. In ACM SIGARCH Computer Architecture News. ACM, 2011.","journal-title":"ACM SIGARCH Computer Architecture News. ACM"},{"key":"e_1_3_2_1_56_1","volume-title":"Real time scheduling theory: A historical perspective. Real-time systems","author":"Sha Lui","year":"2004","unstructured":"Lui Sha , Tarek Abdelzaher , Karl-Erik Arzen , Anton Cervin , Theodore Baker , Alan Burns , Giorgio Buttazzo , Marco Caccamo , John Lehoczky , and Aloysius K Mok . Real time scheduling theory: A historical perspective. Real-time systems , 2004 . Lui Sha, Tarek Abdelzaher, Karl-Erik Arzen, Anton Cervin, Theodore Baker, Alan Burns, Giorgio Buttazzo, Marco Caccamo, John Lehoczky, and Aloysius K Mok. Real time scheduling theory: A historical perspective. Real-time systems, 2004."},{"key":"e_1_3_2_1_57_1","unstructured":"Techspot. Facebook to build a $1 billion wind-powered data center in Fort Worth.  Techspot. Facebook to build a $1 billion wind-powered data center in Fort Worth."},{"key":"e_1_3_2_1_58_1","volume-title":"Squash: Simple qos-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. arXiv preprint arXiv:1505.07502","author":"Usui Hiroyuki","year":"2015","unstructured":"Hiroyuki Usui , Lavanya Subramanian , Kevin Chang , and Onur Mutlu . Squash: Simple qos-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. arXiv preprint arXiv:1505.07502 , 2015 . Hiroyuki Usui, Lavanya Subramanian, Kevin Chang, and Onur Mutlu. Squash: Simple qos-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. arXiv preprint arXiv:1505.07502, 2015."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830779"},{"key":"e_1_3_2_1_60_1","volume":"201","author":"Yang Hailong","unstructured":"Hailong Yang , Alex Breslow , Jason Mars , and Lingjia Tang . Bubble-flux: Precise online qos management for increased utilization in warehouse scale computers. In ACM SIGARCH Computer Architecture News. ACM , 201 3. Hailong Yang, Alex Breslow, Jason Mars, and Lingjia Tang. Bubble-flux: Precise online qos management for increased utilization in warehouse scale computers. In ACM SIGARCH Computer Architecture News. ACM, 2013.","journal-title":"ACM SIGARCH Computer Architecture News. ACM"},{"key":"e_1_3_2_1_61_1","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun , Gang Yao , Rodolfo Pellizzoni , Marco Caccamo , and Lui Sha . Memguard : Memory bandwidth reservation system for efficient performance isolation in multi-core platforms . In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th. IEEE, 2013 . Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th. IEEE, 2013."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465388"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523750"},{"key":"e_1_3_2_1_65_1","volume":"201","author":"Zhou Yanqi","unstructured":"Yanqi Zhou and David Wentzlaff . The sharing architecture: sub-core configurability for iaas clouds. In ACM SIGARCH Computer Architecture News. ACM , 201 4. Yanqi Zhou and David Wentzlaff. The sharing architecture: sub-core configurability for iaas clouds. In ACM SIGARCH Computer Architecture News. ACM, 2014.","journal-title":"ACM SIGARCH Computer Architecture News. ACM"}],"event":{"name":"ASPLOS '16: Architectural Support for Programming Languages and Operating Systems","location":"Atlanta Georgia USA","acronym":"ASPLOS '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872362.2872394","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2872362.2872394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:39:16Z","timestamp":1750207156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2872362.2872394"}},"subtitle":["Enforcing QoS for Latency-Critical Tasks on Shared Multicore Systems"],"short-title":[],"issued":{"date-parts":[[2016,3,25]]},"references-count":63,"alternative-id":["10.1145\/2872362.2872394","10.1145\/2872362"],"URL":"https:\/\/doi.org\/10.1145\/2872362.2872394","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2954679.2872394","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2980024.2872394","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,3,25]]},"assertion":[{"value":"2016-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}