{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:50Z","timestamp":1750306310311,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,5,11]],"date-time":"2016-05-11T00:00:00Z","timestamp":1462924800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]},{"name":"European Commission through the LoRelei","award":["FP7-PEOPLE-2011-IRSES-295231"],"award-info":[{"award-number":["FP7-PEOPLE-2011-IRSES-295231"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2016,7,21]]},"abstract":"<jats:p>\n            This article introduces Live-Out Register Fencing (LoRF), a soft error correction mechanism that uses the novel\n            <jats:italic>Spill Register File<\/jats:italic>\n            as a container of checkpointing data. LoRF\u2019s Spill Register File holds the values shared among basic blocks in the program, and, coupled with a new compilation strategy, LoRF allows for error correction in the same basic block where the error was detected. In LoRF, error correction is triggered by a hardware interrupt that restores the registers of a basic block from the Spill Register File. After these registers are restored, the basic block where the error was detected can just be re-executed, thus reducing the costs of error recovery. LoRF\u2019s error correction policy eliminates the need for expensive architectural support for checkpointing and rollback, reducing the performance overhead of online soft error correction. LoRF relies on both a modified processor architecture and a corresponding compiler. The architecture was implemented in synthesizable VHDL, whereas the compiler was developed as an extension of the LLVM framework. Fault injection experiments support an error correction coverage of 99.35% and a mean performance overhead of 1.33 for the entire life cycle of an error from its occurrence to its elimination from the system.\n          <\/jats:p>","DOI":"10.1145\/2873058","type":"journal-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T14:30:58Z","timestamp":1463149858000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Live-Out Register Fencing"],"prefix":"10.1145","volume":"15","author":[{"given":"Ronaldo R.","family":"Ferreira","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel L.","family":"Nazar","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean Da","family":"Rolt","sequence":"additional","affiliation":[{"name":"Instituto Federal do Rio Grande do Sul, Bento Gon\u00e7alves, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00c1lvaro F.","family":"Moreira","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2246798"},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Jos\u00e9 Rodrigo Azambuja Fernanda Kastensmidt and Jurgen Becker. 2014. Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors (1st ed.). Springer New York NY.  Jos\u00e9 Rodrigo Azambuja Fernanda Kastensmidt and Jurgen Becker. 2014. Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors (1st ed.). Springer New York NY.","DOI":"10.1007\/978-3-319-06340-9_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.74"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176811"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2555729.2555751"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155667"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.56"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"volume-title":"Proceedings of the International Conference on Dependable Systems and Networks (DSN\u201903)","year":"2003","author":"Gu Weining","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485321"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"volume-title":"DATE\u201910: Design, Automation Test in Europe","author":"Kranenburg Tamar","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"volume-title":"Proceedings of the 2004 GCC Developer\u2019s Summit, conference location Ottawa","year":"2004","author":"Makarov V. N.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Technical Report. HP Laboratories.  Naveen Muralimanohar Rajeev Balasubramonian and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Technical Report. HP Laboratories."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.75"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2310492"},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"E. Petersen. 2011. Single Event Effects in Aerospace (1st ed.). Wiley-IEEE Press.  E. Petersen. 2011. Single Event Effects in Aerospace (1st ed.). Wiley-IEEE Press.","DOI":"10.1002\/9781118084328"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545228"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"volume-title":"19th IEEE European Test Symposium (ETS). IEEE Computer Society","author":"Santini T.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/29868.32979"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480644"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2873058","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2873058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:53:49Z","timestamp":1750222429000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2873058"}},"subtitle":["Interrupt-Triggered Soft Error Correction Based on the Elimination of Register-to-Register Communication"],"short-title":[],"issued":{"date-parts":[[2016,5,11]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,7,21]]}},"alternative-id":["10.1145\/2873058"],"URL":"https:\/\/doi.org\/10.1145\/2873058","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2016,5,11]]},"assertion":[{"value":"2015-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}