{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:23Z","timestamp":1750308563264,"version":"3.41.0"},"reference-count":16,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2016,1,20]],"date-time":"2016-01-20T00:00:00Z","timestamp":1453248000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2016,1,20]]},"abstract":"<jats:p>With the emergence of both power and performance as primary design constraints, energy efficiency has become the new design criteria. A platform with heterogeneous-ISA processors can provide multiple power-performance execution points needed for a varied mix of workloads. We argue that a new system software architecture is needed to obtain maximum energy efficiency on such heterogeneous-ISA platforms. We present our system software, a replicated-kernel operating system and a compiler framework, and quantify the advantages of such a system software on ARM-x86 using simulations. Based on our experimental observations, we propose a scheduling approach which considers system and application runtime characteristics along with platform profiles to maximize energy efficiency.<\/jats:p>","DOI":"10.1145\/2883591.2883605","type":"journal-article","created":{"date-parts":[[2016,1,26]],"date-time":"2016-01-26T13:25:01Z","timestamp":1453814701000},"page":"65-69","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Harnessing Energy Efficiency of Heterogeneous-ISA Platforms"],"prefix":"10.1145","volume":"49","author":[{"given":"Sharath K.","family":"Bhat","sequence":"first","affiliation":[{"name":"ECE, Virginia Tech"}]},{"given":"Ajithchandra","family":"Saya","sequence":"additional","affiliation":[{"name":"ECE, Virginia Tech"}]},{"given":"Hemedra K.","family":"Rawat","sequence":"additional","affiliation":[{"name":"ECE, Virginia Tech"}]},{"given":"Antonio","family":"Barbalace","sequence":"additional","affiliation":[{"name":"ECE, Virginia Tech"}]},{"given":"Binoy","family":"Ravindran","sequence":"additional","affiliation":[{"name":"ECE, Virginia Tech"}]}],"member":"320","published-online":{"date-parts":[[2016,1,20]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"volume-title":"SFMA'14","author":"Barbalace A.","key":"e_1_2_1_2_1"},{"volume-title":"OLS'14","author":"Barbalace A.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"e_1_2_1_7_1","unstructured":"Dolphin Interconnect Solutions. Express IX. www.dolphinics.com\/download\/WHITEPAPERS\/ Dolphin Express IX Peer to Peer whitepaper.pdf.  Dolphin Interconnect Solutions. Express IX. www.dolphinics.com\/download\/WHITEPAPERS\/ Dolphin Express IX Peer to Peer whitepaper.pdf."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408797"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/989393.989401"},{"key":"e_1_2_1_10_1","unstructured":"Intel Corporation. Xeon Phi product family. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-phi-detail.html.  Intel Corporation. Xeon Phi product family. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-phi-detail.html."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945028"},{"key":"e_1_2_1_12_1","unstructured":"A. Stevens. big.LITTLE processing with ARM Cortex-A15 & Cortex-A7. Technical report 11.  A. Stevens. big.LITTLE processing with ARM Cortex-A15 & Cortex-A7. Technical report 11."},{"volume-title":"ISCA'14","author":"Venkat A.","key":"e_1_2_1_13_1"},{"volume-title":"ISPASS'13","author":"Weaver V.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.20"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2883591.2883605","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2883591.2883605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:12Z","timestamp":1750273452000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2883591.2883605"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,20]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,1,20]]}},"alternative-id":["10.1145\/2883591.2883605"],"URL":"https:\/\/doi.org\/10.1145\/2883591.2883605","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2016,1,20]]},"assertion":[{"value":"2016-01-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}