{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T12:16:22Z","timestamp":1790338582227,"version":"4.1.0"},"reference-count":114,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,3,18]],"date-time":"2016-03-18T00:00:00Z","timestamp":1458259200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Royal Society University Research Fellowship"},{"DOI":"10.13039\/501100000266","name":"UK Engineering and Physical Sciences Research Council","doi-asserted-by":"crossref","award":["EP\/K015699\/1, EP\/K008730\/1 and EP\/J016330\/1"],"award-info":[{"award-number":["EP\/K015699\/1, EP\/K008730\/1 and EP\/J016330\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2016,5,2]]},"abstract":"<jats:p>Increasing fault rates in current and future technology nodes coupled with on-chip components in the hundreds calls for robust and fault-tolerant Network-on-Chip (NoC) designs. Given the central role of NoCs in today\u2019s many-core chips, permanent faults impeding their original functionality may significantly influence performance, energy consumption, and correct operation of the entire system. As a result, fault-tolerant NoC design gained much attention in recent years. In this article, we review the vast research efforts regarding a NoC\u2019s components, namely, topology, routing algorithm, router microarchitecture, as well as system-level approaches combined with reconfiguration; discuss the proposed architectures; and identify outstanding research questions.<\/jats:p>","DOI":"10.1145\/2886781","type":"journal-article","created":{"date-parts":[[2016,3,18]],"date-time":"2016-03-18T13:50:44Z","timestamp":1458309044000},"page":"1-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip"],"prefix":"10.1145","volume":"48","author":[{"given":"Sebastian","family":"Werner","sequence":"first","affiliation":[{"name":"The University of Manchester, Oxford Rd, Manchester"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Javier","family":"Navaridas","sequence":"additional","affiliation":[{"name":"The University of Manchester, Oxford Rd, Manchester"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[{"name":"The University of Manchester, Oxford Rd, Manchester"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,3,18]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.01.002"},{"key":"e_1_2_1_2_1","volume-title":"Ariadne: Agnostic reconfiguration in a disconnected network environment. In PACT\u201911","author":"Aisopos Konstantinos","year":"2011"},{"key":"e_1_2_1_3_1","volume-title":"AFRA: A low cost high performance reliable routing for 3D mesh NoCs. In DATE\u201912","author":"Akbari Sara","year":"2012"},{"key":"e_1_2_1_4_1","volume-title":"ITNG\u201907","author":"Ali Muhammad"},{"key":"e_1_2_1_5_1","volume-title":"De Bruijn graphs and their applications to fault tolerant networks","author":"Baker Joel"},{"key":"e_1_2_1_6_1","volume-title":"DATE\u201915","author":"Balboni Marco"},{"key":"e_1_2_1_7_1","volume-title":"John MacKay et al","author":"Bell Shane","year":"2008"},{"key":"e_1_2_1_9_1","volume-title":"Manoj Singh Gaur, and Jos\u00e9 Flich","author":"Bishnoi Rimpy","year":"2015"},{"key":"e_1_2_1_10_1","volume-title":"NCA\u201910","author":"Chaix Fabien"},{"key":"e_1_2_1_11_1","volume-title":"ASP-DAC\u201911","author":"Chang Yung-Chang"},{"key":"e_1_2_1_12_1","volume-title":"Cotofana","author":"Chen Changlin","year":"2012"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2009.5250358"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2005.11.023"},{"key":"e_1_2_1_15_1","volume-title":"Intel\u00ae xeon phi coprocessor\u2014The architecture. Intel Whitepaper","author":"Chrysos George","year":"2014"},{"key":"e_1_2_1_16_1","volume-title":"Vivek Tulsidas Bhat, and Pavan Poluri","author":"Collet Jacques Henri","year":"2011"},{"key":"e_1_2_1_17_1","unstructured":"International Roadmap Commitee. 2014. International technology roadmap for semiconductors. (2014). www.itrs.net. International Roadmap Commitee. 2014. International technology roadmap for semiconductors. (2014). www.itrs.net."},{"key":"e_1_2_1_18_1","volume-title":"Trends and challenges in VLSI circuit reliability. MICRO\u201903 4","author":"Constantinescu Cristian","year":"2003"},{"key":"e_1_2_1_19_1","volume-title":"Todd Austin, and Michael Orshansky","author":"Constantinides Kypros","year":"2006"},{"key":"e_1_2_1_20_1","volume-title":"Dally and Hiromichi Aoki","author":"William","year":"1993"},{"key":"e_1_2_1_21_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally William James"},{"key":"e_1_2_1_22_1","volume-title":"Networks on Chips: Technology and Tools","author":"Micheli Giovanni De"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Giorgos Dimitrakopoulos and Emmanouil Kalligeros. 2012. Low-cost fault-tolerant switch allocator for network-on-chip routers. In INA-OCMC\u201912. ACM 25--28. Giorgos Dimitrakopoulos and Emmanouil Kalligeros. 2012. Low-cost fault-tolerant switch allocator for network-on-chip routers. In INA-OCMC\u201912. ACM 25--28.","DOI":"10.1145\/2107763.2107770"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.04.003"},{"key":"e_1_2_1_26_1","volume-title":"QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. HPCA\u201914","author":"DiTomaso Dominic","year":"2014"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/0095-8956(91)90084-W"},{"key":"e_1_2_1_28_1","volume-title":"ITNG\u201907","author":"Duan Xinming"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.333"},{"key":"e_1_2_1_32_1","volume-title":"PDP\u201913","author":"Ebrahimi Mojtaba"},{"key":"e_1_2_1_33_1","volume-title":"NOCS\u201913","author":"Ebrahimi Mojtaba"},{"key":"e_1_2_1_34_1","volume-title":"I-SPAN\u201999","author":"Fan Qin"},{"key":"e_1_2_1_35_1","volume-title":"DATE\u201909","author":"Fick David"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"e_1_2_1_37_1","doi-asserted-by":"crossref","volume-title":"Designing Network on-Chip Architectures in the Nanoscale Era","author":"Flich Jose","DOI":"10.1201\/b10477"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.16"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2235188"},{"key":"e_1_2_1_40_1","volume-title":"DFT\u201909","author":"Fukushima Yusuke"},{"key":"e_1_2_1_41_1","volume-title":"Pradhan","author":"Ganesan Elango","year":"2003"},{"key":"e_1_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Amlan Ganguly Paul Wettin Kevin Chang and Partha Pande. 2011. Complex network inspired fault-tolerant NoC architectures with wireless links. In NOCS\u201911. ACM 169--176. Amlan Ganguly Paul Wettin Kevin Chang and Partha Pande. 2011. Complex network inspired fault-tolerant NoC architectures with wireless links. In NOCS\u201911. ACM 169--176.","DOI":"10.1145\/1999946.1999974"},{"key":"e_1_2_1_43_1","volume-title":"Francisco Alfaro, Michele Favalli, and Davide Bertozzi.","author":"Ghiribaldi Alberto","year":"2013"},{"key":"e_1_2_1_44_1","unstructured":"Paul Gillard and Cheng Li. 2011. Network-on-chip (NoC) topologies and performance: A review. (2011) 1--6. Paul Gillard and Cheng Li. 2011. Network-on-chip (NoC) topologies and performance: A review. (2011) 1--6."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"e_1_2_1_46_1","volume-title":"NOCS\u201907","author":"Greenfield Daniel"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_2_1_48_1","volume-title":"Natalie Enright Jerger, and Shaahin Hessabi","author":"Hamedani Parisa Khadem","year":"2014"},{"key":"e_1_2_1_49_1","volume-title":"Jimson Mathew, and Dhiraj K. Pradhan.","author":"Hosseinabady Mohammad","year":"2007"},{"key":"e_1_2_1_50_1","volume-title":"Jimson Mathew, and Dhiraj K. Pradhan.","author":"Hosseinabady Mohammad","year":"2008"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050914"},{"key":"e_1_2_1_52_1","doi-asserted-by":"crossref","unstructured":"Mohammad Reza Kakoee Valeria Bertacco and Luca Benini. 2011. A distributed and topology-agnostic approach for on-line NoC testing. In NOCS\u201911. ACM 113--120. Mohammad Reza Kakoee Valeria Bertacco and Luca Benini. 2011. A distributed and topology-agnostic approach for on-line NoC testing. In NOCS\u201911. ACM 113--120.","DOI":"10.1145\/1999946.1999965"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041258"},{"key":"e_1_2_1_54_1","volume-title":"DFT\u201913","author":"Khaleghi Soroush"},{"key":"e_1_2_1_55_1","volume-title":"Das","author":"Kim Jongman","year":"2005"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136487"},{"key":"e_1_2_1_57_1","volume-title":"MICRO\u201907","author":"Kim John"},{"key":"e_1_2_1_58_1","volume-title":"DFT\u201907","author":"Kim Young Bok"},{"key":"e_1_2_1_59_1","volume-title":"NOCS\u201908","author":"Koibuchi Michihiro"},{"key":"e_1_2_1_60_1","volume-title":"ISSCC\u201914","author":"Kurd Nasser"},{"key":"e_1_2_1_61_1","volume-title":"DATE\u201914","author":"Lee Doowon"},{"key":"e_1_2_1_62_1","volume-title":"Online reconfigurable self-timed links for fault tolerant NoC. VLSI design 2007","author":"Lehtonen Teijo","year":"2007"},{"key":"e_1_2_1_63_1","first-page":"532","article-title":"Methods and apparatus for test and burn-in of integrated circuit devices. (July 2 1996)","volume":"5","author":"Liang Louis H.","year":"1996","journal-title":"US Patent"},{"key":"e_1_2_1_64_1","volume-title":"ASP-DAC\u201911","author":"Liu Cheng"},{"key":"e_1_2_1_65_1","volume-title":"ICCAD\u201908","author":"Loi Igor"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"e_1_2_1_67_1","volume-title":"Mediratta and Jeffrey Draper","author":"Sumit","year":"2007"},{"key":"e_1_2_1_68_1","volume-title":"IPDPS\u201906","author":"Mejia Andres"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643330.1643335"},{"key":"e_1_2_1_70_1","volume-title":"Avinash Karanth Kodi, and Ahmed Louri","author":"Morris Randy","year":"2012"},{"key":"e_1_2_1_71_1","doi-asserted-by":"crossref","unstructured":"Mohammad Hossein Neishaburi and Zeljko Zilic. 2009. Reliability aware NoC router architecture using input channel buffer sharing. In GLSVLSI\u201909. ACM 511--516. Mohammad Hossein Neishaburi and Zeljko Zilic. 2009. Reliability aware NoC router architecture using input channel buffer sharing. In GLSVLSI\u201909. ACM 511--516.","DOI":"10.1145\/1531542.1531658"},{"key":"e_1_2_1_72_1","volume-title":"ERAVC: Enhanced reliability aware NoC router. In SQED\u201911","author":"Neishaburi Mohammad Hossein","year":"2011"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.12.002"},{"key":"e_1_2_1_74_1","doi-asserted-by":"crossref","unstructured":"A. Nojeh P. Pande A. Ganguly S. Sheikhaei B. Belzer and A. Ivanov. 2008. Reliability of wireless on-chip interconnects based on carbon nanotube antennas. In IMS3TW\u201908. IEEE 1--6. A. Nojeh P. Pande A. Ganguly S. Sheikhaei B. Belzer and A. Ivanov. 2008. Reliability of wireless on-chip interconnects based on carbon nanotube antennas. In IMS3TW\u201908. IEEE 1--6.","DOI":"10.1109\/IMS3TW.2008.4581628"},{"key":"e_1_2_1_75_1","volume-title":"Research challenges for on-chip interconnection networks. MICRO\u201907","author":"Owens John D.","year":"2007"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555808"},{"key":"e_1_2_1_77_1","doi-asserted-by":"crossref","unstructured":"Ritesh Parikh and Valeria Bertacco. 2011. Formally enhanced runtime verification to ensure NoC functional correctness. In MICRO\u201911. ACM 410--419. Ritesh Parikh and Valeria Bertacco. 2011. Formally enhanced runtime verification to ensure NoC functional correctness. In MICRO\u201911. ACM 410--419.","DOI":"10.1145\/2155620.2155668"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540722"},{"key":"e_1_2_1_79_1","volume-title":"Agrawal","author":"Park Hyunmin","year":"1995"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846045"},{"key":"e_1_2_1_81_1","volume-title":"ISQED\u201911","author":"Pasricha Sudeep"},{"key":"e_1_2_1_82_1","volume-title":"SBAC-PAD\u201913","author":"Poluri Pavan"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320839"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"e_1_2_1_85_1","volume-title":"Kameswar Rao Vaddina, and Hannu Tenhunen","author":"Rahmani Amir-Mohammad","year":"2011"},{"key":"e_1_2_1_86_1","volume-title":"IOLTS\u201908","author":"Refan Fatemeh"},{"key":"e_1_2_1_87_1","doi-asserted-by":"crossref","unstructured":"Pengju Ren Qingxin Meng Xiaowei Ren and Nanning Zheng. 2014. Fault-tolerant routing for on-chip network without using virtual channels. In DAC\u201914. ACM 1--6. Pengju Ren Qingxin Meng Xiaowei Ren and Nanning Zheng. 2014. Fault-tolerant routing for on-chip network without using virtual channels. In DAC\u201914. ACM 1--6.","DOI":"10.1145\/2593069.2593141"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.03.010"},{"key":"e_1_2_1_89_1","volume-title":"NOCS\u201910","author":"Rodrigo Samuel"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.21149"},{"key":"e_1_2_1_91_1","volume-title":"DSD\u201907","author":"Schonwald Timo"},{"key":"e_1_2_1_92_1","volume-title":"Mar\u00eda Engracia G\u00f3mez, and Davide Bertozzi","author":"Strano Alessandro","year":"2011"},{"key":"e_1_2_1_93_1","volume-title":"Osr-lite: Fast and deadlock-free NoC reconfiguration framework. In SAMOS\u201912","author":"Strano Alessandro","year":"2012"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.620485"},{"key":"e_1_2_1_95_1","doi-asserted-by":"crossref","unstructured":"Xianfang Tan Lei Zhang Shankar Neelkrishnan Mei Yang Yingtao Jiang and Yulu Yang. 2008. Scalable and fault-tolerant network-on-chip design using the quartered recursive diagonal torus topology. In GLSVLSI\u201908. ACM 309--314. Xianfang Tan Lei Zhang Shankar Neelkrishnan Mei Yang Yingtao Jiang and Yulu Yang. 2008. Scalable and fault-tolerant network-on-chip design using the quartered recursive diagonal torus topology. In GLSVLSI\u201908. ACM 309--314.","DOI":"10.1145\/1366110.1366184"},{"key":"e_1_2_1_96_1","volume-title":"DDECS\u201910","author":"Valinataj Mojtaba"},{"key":"e_1_2_1_97_1","volume-title":"ICCD\u201910","author":"Vitkovskiy Arseniy"},{"key":"e_1_2_1_98_1","volume-title":"Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths. IET Comput. Dig. Tech. 7, 2","author":"Vitkovskiy Arseniy","year":"2013"},{"key":"e_1_2_1_99_1","volume-title":"DATE\u201913","author":"Wachter Eduardo"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1183946"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514204"},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1080\/17445760500033341"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCET.2010.5485579"},{"key":"e_1_2_1_105_1","volume-title":"On the physical layout of PRDT-Based NoCs. ITNG\u201907","author":"Yang Guoqiang","year":"2007"},{"key":"e_1_2_1_106_1","volume-title":"ISPAN\u201905","author":"Yang Mei"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.940745"},{"key":"e_1_2_1_108_1","volume-title":"NOCS\u201912","author":"Yu Qiaoyan"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092817"},{"key":"e_1_2_1_110_1","volume-title":"ITCC\u201905 IEEE","volume":"2","author":"Yu Yang","year":"2005"},{"key":"e_1_2_1_111_1","first-page":"107","article-title":"Message transfer algorithms on the recursive diagonal torus","volume":"79","author":"Yulu Yang","year":"1996","journal-title":"IEICE TRANSACTIONS on Information and Systems"},{"key":"e_1_2_1_112_1","doi-asserted-by":"crossref","unstructured":"Lei Zhang Yinhe Han Qiang Xu and Xiaowei Li. 2008a. Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology. In DATE\u201908. ACM 891--896. Lei Zhang Yinhe Han Qiang Xu and Xiaowei Li. 2008a. Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology. In DATE\u201908. ACM 891--896.","DOI":"10.1145\/1403375.1403591"},{"key":"e_1_2_1_113_1","volume-title":"ISCAS\u201912","author":"Zhang Meilin"},{"key":"e_1_2_1_114_1","volume-title":"DAC\u201908","author":"Zhang Zhen"},{"key":"e_1_2_1_115_1","volume-title":"Partha Pratim Pande, and Cristian Grecu","author":"Zhu Haibo","year":"2007"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2886781","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2886781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:51Z","timestamp":1750221531000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2886781"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,18]]},"references-count":114,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,5,2]]}},"alternative-id":["10.1145\/2886781"],"URL":"https:\/\/doi.org\/10.1145\/2886781","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3,18]]},"assertion":[{"value":"2015-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-03-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}