{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:02:01Z","timestamp":1781884921895,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,9,8]],"date-time":"2015-09-08T00:00:00Z","timestamp":1441670400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,9,8]]},"DOI":"10.1145\/2889287.2889298","type":"proceedings-article","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T15:38:32Z","timestamp":1459525112000},"page":"21-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["An EG-LDPC Based 2-Dimensional Error Correcting Code for Mitigating MBUs of SRAM Memories"],"prefix":"10.1145","author":[{"given":"Ahmet Turan","family":"Erozan","sequence":"first","affiliation":[{"name":"Yildirim Beyazit University, Electrical and Electronics Engineering, Department, Ankara\/Turkey, +90 312 324 1555"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Enver","family":"\u00c7avu\u015f","sequence":"additional","affiliation":[{"name":"Yildirim Beyazit University, Electrical and Electronics Engineering, Department, Ankara\/Turkey, +90 312 324 1555"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,9,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"181","volume-title":"IRPS 2008","author":"Seifert N.","year":"2008"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.25520"},{"key":"e_1_3_2_1_4_1","first-page":"222","volume-title":"ESSCIRC 2008","author":"Naseer R.","year":"2008"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556881"},{"key":"e_1_3_2_1_6_1","first-page":"558","volume-title":"1999 Fifth European Conference on, vol., no.","author":"Buchner S.","year":"1999"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"e_1_3_2_1_8_1","first-page":"21.4.1","volume-title":"IEDM '03 Technical Digest. IEEE International, vol., no.","author":"Maiz J.","year":"2003"},{"key":"e_1_3_2_1_9_1","first-page":"21","article-title":"Reed Muller Error Correcting Codes","volume":"1","author":"Cooke","year":"1999","journal-title":"MIT Undergraduate J. Math."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.819103"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.916063"},{"key":"e_1_3_2_1_12_1","first-page":"222","volume-title":"ESSCIRC 2008","author":"Naseer R.","year":"2008"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Autran J.L.; Serre S.; Munteanu D.; Martinie S.; Semikh S.; Sauze S.; Uznanski S.; Gasiot G.; Roche P.; \"Real-time Soft-Error testing of 40nm SRAMs \" Reliability Physics Symposium (IRPS) 2012 IEEE International vol. no. pp. 3C.5.1--3C.5.9 15--19 April 2012 Autran J.L.; Serre S.; Munteanu D.; Martinie S.; Semikh S.; Sauze S.; Uznanski S.; Gasiot G.; Roche P.; \"Real-time Soft-Error testing of 40nm SRAMs \" Reliability Physics Symposium (IRPS) 2012 IEEE International vol. no. pp. 3C.5.1--3C.5.9 15--19 April 2012","DOI":"10.1109\/IRPS.2012.6241814"},{"key":"e_1_3_2_1_14_1","first-page":"932","volume-title":"2011 5th International Conference on, vol., no.","author":"Durna M.","year":"2011"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.840867"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2015312"},{"key":"e_1_3_2_1_17_1","first-page":"197","volume-title":"Symposium on microarchitecture 1--5, MICRO 2007","author":"Kim N.","year":"2007"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-i-2.1989.0033"},{"key":"e_1_3_2_1_19_1","first-page":"361","volume-title":"NRSC 2001. Proceedings of the Eighteenth National","volume":"2","author":"El-Medany W.M.","year":"2001"},{"key":"e_1_3_2_1_20_1","first-page":"2568","volume-title":"NSS '08","author":"Bentoutou Y.","year":"2008"},{"key":"e_1_3_2_1_21_1","first-page":"932","volume-title":"2011 5th International Conference on, vol., no.","author":"Durna M.","year":"2011"},{"key":"e_1_3_2_1_22_1","first-page":"2347","volume-title":"ICTTA '06","volume":"2","author":"Bentoutou Y.","year":"2006"},{"key":"e_1_3_2_1_23_1","volume-title":"Efficient Two-Dimensional Error Codes for Multiple Bit Upsets Mitigation in Memory. 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems, 129--135","author":"Zhu M.","year":"2010"},{"key":"e_1_3_2_1_24_1","first-page":"340","volume-title":"DFT '07. 22nd IEEE International Symposium on, vol., no.","author":"Argyrides C.","year":"2007"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"e_1_3_2_1_26_1","volume-title":"Calif. Inst. Tech.","author":"Barton A","year":"1980"},{"key":"e_1_3_2_1_27_1","first-page":"33","article-title":"Fault-Tolerant 256K Memory Designs","author":"Tanner R.M.","journal-title":"Computers, IEEE Transactions on"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052200"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009217"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302493.1302760"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.840867"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.556667"},{"key":"e_1_3_2_1_33_1","volume-title":"NJ: Prentice-Hall","author":"Lin D. J.","year":"2004"},{"key":"e_1_3_2_1_34_1","first-page":"177","volume-title":"2007 IEEE","volume":"0","author":"Quinn H.","year":"2007"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Gustavo Neuberger Fernanda de Lima Luigi Carro and Ricardo Reis. 2003. A multiple bit upset tolerant SRAM memory. ACM Trans. Des. Autom. Electron. Syst. 8 4 (October 2003) 577--590. Gustavo Neuberger Fernanda de Lima Luigi Carro and Ricardo Reis. 2003. A multiple bit upset tolerant SRAM memory. ACM Trans. Des. Autom. Electron. Syst. 8 4 (October 2003) 577--590.","DOI":"10.1145\/944027.944038"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2185061"}],"event":{"name":"FPGAworld '15: FPGAworld Conference 2015","location":"Stockholm Sweden","acronym":"FPGAworld '15","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 12th FPGAworld Conference 2015"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2889287.2889298","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2889287.2889298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:54Z","timestamp":1750221534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2889287.2889298"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,8]]},"references-count":36,"alternative-id":["10.1145\/2889287.2889298","10.1145\/2889287"],"URL":"https:\/\/doi.org\/10.1145\/2889287.2889298","relation":{},"subject":[],"published":{"date-parts":[[2015,9,8]]},"assertion":[{"value":"2015-09-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}