{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:22Z","timestamp":1750306282647,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,3,7]],"date-time":"2016-03-07T00:00:00Z","timestamp":1457308800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"crossref","award":["472602\/2012-8"],"award-info":[{"award-number":["472602\/2012-8"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2016,7,21]]},"abstract":"<jats:p>Nowadays, many real-time applications are very complex and as the complexity and the requirements of those systems become more demanding, more hardware processing capacity is necessary. Unfortunately, the correct functioning of real-time systems depends not only on the logically correct response but also on the time when it is produced. General-purpose processor design fails to deliver analyzability due to their nondeterministic behavior caused by the use of cache memories, dynamic branch prediction, speculative execution, and out-of-order pipelines. In this article, we investigate the pipeline performance of Very Long Instruction Word (VLIW) architectures for real-time systems with an in-order pipeline considering Worst-Case Execution Time (WCET) performance. Techniques on obtaining the WCET of VLIW machines are also considered and we make a quantification on how important are hardware techniques such as static branch prediction, predication, and pipeline speed of complex operations such as memory access and multiplication for high-performance real-time systems. The memory hierarchy is out of the scope of this article and we used a classic deterministic structure formed by a direct mapped instruction cache and a data scratchpad memory. A VLIW prototype was implemented in VHDL from scratch considering the HP VLIW ST231 ISA. We also show some compiler insights and we use a representative subset of the M\u00e4lardalen\u2019s WCET benchmarks for validation and performance quantification.<\/jats:p>","DOI":"10.1145\/2889490","type":"journal-article","created":{"date-parts":[[2016,3,8]],"date-time":"2016-03-08T13:33:07Z","timestamp":1457443987000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Evaluating the Design of a VLIW Processor for Real-Time Systems"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6845-344X","authenticated-orcid":false,"given":"Renan Augusto","family":"Starke","sequence":"first","affiliation":[{"name":"Federal University of Santa Catarina, Santa Catarina, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreu","family":"Carminati","sequence":"additional","affiliation":[{"name":"Federal University of Santa Catarina, Santa Catarina, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R\u00f4mulo Silva De","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Federal University of Santa Catarina, Santa Catarina, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,3,7]]},"reference":[{"key":"#cr-split#-e_1_2_1_1_1.1","doi-asserted-by":"crossref","unstructured":"Martin Alt Christian Ferdinand Florian Martin and Reinhard Wilhelm. 1996. Cache behavior prediction by abstract interpretation. In Static Analysis. 52--66. DOI:http:\/\/dx.doi.org\/10.1007\/3-540-61739-6_33 10.1007\/3-540-61739-6_33","DOI":"10.1007\/3-540-61739-6_33"},{"key":"#cr-split#-e_1_2_1_1_1.2","doi-asserted-by":"crossref","unstructured":"Martin Alt Christian Ferdinand Florian Martin and Reinhard Wilhelm. 1996. Cache behavior prediction by abstract interpretation. In Static Analysis. 52--66. DOI:http:\/\/dx.doi.org\/10.1007\/3-540-61739-6_33","DOI":"10.1007\/3-540-61739-6_33"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2005.5"},{"key":"e_1_2_1_3_1","volume-title":"Predictability considerations in the design of multi-core embedded systems. Ingenieurs de l\u2019Automobile 807","author":"Cullmann Christoph","year":"2010","unstructured":"Christoph Cullmann , Christian Ferdinand , Gernot Gebhard , Daniel Grund , C. Maiza , Jan Reineke , Beno\u00eet Triquet , and Reinhard Wilhelm . 2010. Predictability considerations in the design of multi-core embedded systems. Ingenieurs de l\u2019Automobile 807 ( 2010 ), 36--42. Christoph Cullmann, Christian Ferdinand, Gernot Gebhard, Daniel Grund, C. Maiza, Jan Reineke, Beno\u00eet Triquet, and Reinhard Wilhelm. 2010. Predictability considerations in the design of multi-core embedded systems. Ingenieurs de l\u2019Automobile 807 (2010), 36--42."},{"key":"e_1_2_1_4_1","unstructured":"John R. Ellis. 1985. Bulldog: A Compiler for Vliw Architectures (Parallel Computing Reduced-instruction-set Trace Scheduling Scientific). Ph.D. Dissertation. New Haven CT.   John R. Ellis. 1985. Bulldog: A Compiler for Vliw Architectures (Parallel Computing Reduced-instruction-set Trace Scheduling Scientific). Ph.D. Dissertation. New Haven CT."},{"key":"#cr-split#-e_1_2_1_5_1.1","doi-asserted-by":"crossref","unstructured":"Jakob Engblom and Bengt Jonsson. 2002. Processor pipelines and their properties for static WCET analysis. In Embedded Software. 334--348. DOI:http:\/\/dx.doi.org\/10.1007\/3-540-45828-X_25 10.1007\/3-540-45828-X_25","DOI":"10.1007\/3-540-45828-X_25"},{"key":"#cr-split#-e_1_2_1_5_1.2","doi-asserted-by":"crossref","unstructured":"Jakob Engblom and Bengt Jonsson. 2002. Processor pipelines and their properties for static WCET analysis. In Embedded Software. 334--348. DOI:http:\/\/dx.doi.org\/10.1007\/3-540-45828-X_25","DOI":"10.1007\/3-540-45828-X_25"},{"key":"e_1_2_1_6_1","volume-title":"Emebedded Computing: A VLIW Approach to Architecture Compilers and Tools","author":"Fisher Joseph A.","year":"2005","unstructured":"Joseph A. Fisher , Paolo Faraboshi , and Cliff Young . 2005 . Emebedded Computing: A VLIW Approach to Architecture Compilers and Tools . Morgan Kaufmann Publishers . 709 pages. Joseph A. Fisher, Paolo Faraboshi, and Cliff Young. 2005. Emebedded Computing: A VLIW Approach to Architecture Compilers and Tools. Morgan Kaufmann Publishers. 709 pages."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2008.55"},{"key":"e_1_2_1_9_1","volume-title":"Proc. of the 10th International Workshop on Worst-Case Execution Time Analysis.","author":"Gustafsson Jan","year":"2010","unstructured":"Jan Gustafsson , Adam Betts , Andreas Ermedahl , and Bj\u00f6rn Lisper . 2010 . The m{\u00e4}lardalen WCET benchmarks - Past, present and future . In Proc. of the 10th International Workshop on Worst-Case Execution Time Analysis. Jan Gustafsson, Adam Betts, Andreas Ermedahl, and Bj\u00f6rn Lisper. 2010. The m{\u00e4}lardalen WCET benchmarks - Past, present and future. In Proc. of the 10th International Workshop on Worst-Case Execution Time Analysis."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2443608.2443611"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the International Symposium on Code Generation and Optimization. IEEE, 75--86","author":"Lattner C.","year":"2004","unstructured":"C. Lattner and V. Adve . 2004. LLVM: A compilation framework for lifelong program analysis & transformation . In Proceedings of the International Symposium on Code Generation and Optimization. IEEE, 75--86 . DOI:http:\/\/dx.doi.org\/10.1109\/CGO. 2004 .1281665 10.1109\/CGO.2004.1281665 C. Lattner and V. Adve. 2004. LLVM: A compilation framework for lifelong program analysis & transformation. In Proceedings of the International Symposium on Code Generation and Optimization. IEEE, 75--86. DOI:http:\/\/dx.doi.org\/10.1109\/CGO.2004.1281665"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.689649"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/357062.357071"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/216633.216666"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378622"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757922"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.04.001"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/829527.831188"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems.","author":"Ottosson Greger","year":"1997","unstructured":"Greger Ottosson and Mikael Sj\u00f6din . 1997 . Worst-case execution time analysis for modern hardware architectures . In Proceedings of the SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems. Greger Ottosson and Mikael Sj\u00f6din. 1997. Worst-case execution time analysis for modern hardware architectures. In Proceedings of the SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/WORDS.2005.36"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/STFSSD.2009.26"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 7th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u201911)","author":"Reineke Jan","year":"2039","unstructured":"Jan Reineke , Isaac Liu , Hiren D. Patel , Sungjun Kim , and Edward A. Lee . 2011. PRET DRAM controller . In Proceedings of the 7th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u201911) . ACM Press, New York, NY, 99. DOI:http:\/\/dx.doi.org\/10.1145\/ 2039 370.2039388 10.1145\/2039370.2039388 Jan Reineke, Isaac Liu, Hiren D. Patel, Sungjun Kim, and Edward A. Lee. 2011. PRET DRAM controller. In Proceedings of the 7th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u201911). ACM Press, New York, NY, 99. DOI:http:\/\/dx.doi.org\/10.1145\/2039370.2039388"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404196"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"e_1_2_1_27_1","volume-title":"Probst","author":"Schoeberl Martin","year":"2011","unstructured":"Martin Schoeberl , Pascal Schleuniger , Wolfgang Puffitsch , Florian Brandner , and Christian W . Probst . 2011 . Towards a time-predictable dual-issue microprocessor: The patmos approach. In Bringing Theory to Practice : Predictability and Performance in Embedded Systems (OpenAccess Series in Informatics (OASIcs)), Vol. 18 . Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany , 11--21. DOI:http:\/\/dx.doi.org\/10.4230\/OASIcs.PPES.2011.11 10.4230\/OASIcs.PPES.2011.11 Martin Schoeberl, Pascal Schleuniger, Wolfgang Puffitsch, Florian Brandner, and Christian W. Probst. 2011. Towards a time-predictable dual-issue microprocessor: The patmos approach. In Bringing Theory to Practice: Predictability and Performance in Embedded Systems (OpenAccess Series in Informatics (OASIcs)), Vol. 18. Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 11--21. DOI:http:\/\/dx.doi.org\/10.4230\/OASIcs.PPES.2011.11"},{"key":"e_1_2_1_28_1","volume-title":"Lipasti","author":"Shen John Paul","year":"2005","unstructured":"John Paul Shen , Mikko H. Lipasti , John Paul . Sehn, and Mikko H . Lipasti . 2005 . Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill , New York, NY, 642 pages. John Paul Shen, Mikko H. Lipasti, John Paul. Sehn, and Mikko H. Lipasti. 2005. Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill, New York, NY, 642 pages."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2015.7281737"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2006.28"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762420"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9030-5"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2889490","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2889490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:55Z","timestamp":1750221535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2889490"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,7]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,7,21]]}},"alternative-id":["10.1145\/2889490"],"URL":"https:\/\/doi.org\/10.1145\/2889490","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2016,3,7]]},"assertion":[{"value":"2015-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-03-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}