{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:27Z","timestamp":1761648387720,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,7,21]],"date-time":"2016-07-21T00:00:00Z","timestamp":1469059200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61404123"],"award-info":[{"award-number":["61404123"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2016,7,26]]},"abstract":"<jats:p>Application-specific Network-on-Chip (ASNoC) has been proposed as a promising solution to address the global communication challenges in System-on-Chips. However, with the number of cores increasing, the on-chip communication becomes more and more complex and the power consumption imposes the major challenge for designing ASNoCs. In this article, we propose a four-stage floorplanning and topology synthesis approach for ASNoCs with Radio-Frequency Interconnect (RF-I). First, considering the advantage of RF-I in long-distance on-chip communication, we integrate the floorplanning and clustering to explore the proper clustering of cores, where the cores belonging to the same cluster will share the same switch for communications, form an island, and occupy a contiguous physical region. After the switches and network interfaces are inserted into the floorplan, the allocation of routing paths and the RF-I logical channels are integrated in an iterative procedure to generate fine-grained dynamically reconfigurable ASNoC topologies. Finally, considering the signal integrity of RF-I, we adjust the placement of the switches by a simulated annealing-based method to reduce the number of RF-I routing corners. To evaluate the placement of switches, we propose a dynamical programming-based method to route the transmission line with the minimized number of routing corners in linear time. The results show that, using the RF-I, we can reduce the power consumption of ASNoCs by 20% to 26%.<\/jats:p>","DOI":"10.1145\/2890499","type":"journal-article","created":{"date-parts":[[2016,7,21]],"date-time":"2016-07-21T15:13:24Z","timestamp":1469114004000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect"],"prefix":"10.1145","volume":"21","author":[{"given":"Jinglei","family":"Huang","sequence":"first","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Song","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Wei","family":"Zhong","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Wenchao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Shengxi","family":"Diao","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]},{"given":"Fujiang","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}]}],"member":"320","published-online":{"date-parts":[[2016,7,21]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521818"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920578"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353649"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917968"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333669"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132471"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"volume-title":"Proceedings of the 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI\u201912)","author":"Huang B.","key":"e_1_2_1_11_1","unstructured":"B. Huang , S. Chen , W. Zhong , and T. Yoshimura . 2012. Application-specific network-on-chip synthesis with topology-aware floorplanning . In Proceedings of the 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI\u201912) . IEEE, 1--6. B. Huang, S. Chen, W. Zhong, and T. Yoshimura. 2012. Application-specific network-on-chip synthesis with topology-aware floorplanning. In Proceedings of the 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI\u201912). IEEE, 1--6."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332401"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2195688"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000078"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.91"},{"volume-title":"Proceedings of International Conference on Computer Design. IEEE, 146--150","author":"Pinto A.","key":"e_1_2_1_19_1","unstructured":"A. Pinto , L. P. Carloni , and A. L. Sangiovanni-Vincentelli . 2003. Efficient synthesis of networks on Chip . In Proceedings of International Conference on Computer Design. IEEE, 146--150 . A. Pinto, L. P. Carloni, and A. L. Sangiovanni-Vincentelli. 2003. Efficient synthesis of networks on Chip. In Proceedings of International Conference on Computer Design. IEEE, 146--150."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061610"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.813040"},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"S. Tam E. Socher M. F. Chang J. Cong and G. D. Reinman. 2011. RF-Interconnect for Future Network-on-Chip. Springer.  S. Tam E. Socher M. F. Chang J. Cong and G. D. Reinman. 2011. RF-Interconnect for Future Network-on-Chip. Springer.","DOI":"10.1007\/978-1-4419-6911-8_10"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331556"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201907)","author":"Vangal S.","key":"e_1_2_1_25_1","unstructured":"S. Vangal , J. Howard , G. Ruhl , S. Dighe , H. Wilson , J. Tschanz , D. Finan , P. Iyer , A. Singh , T. Jacob , S. Jain , S. Venkataraman , Y. Hoskote , and N. Borkar . 2007. An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201907) , Digest of Technical Papers. IEEE, 98--99. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. 2007. An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201907), Digest of Technical Papers. IEEE, 98--99."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference","author":"Yan S.","year":"2008","unstructured":"S. Yan and B. Lin . 2008. Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees . In Proceedings of the Asia and South Pacific Design Automation Conference , 2008 (ASPDAC\u201908). IEEE, 277--282. S. Yan and B. Lin. 2008. Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees. In Proceedings of the Asia and South Pacific Design Automation Conference, 2008 (ASPDAC\u201908). IEEE, 277--282."},{"volume-title":"Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC\u201910)","author":"Yu B.","key":"e_1_2_1_27_1","unstructured":"B. Yu , S. Dong , S. Chen , and S. Goto . 2010. Floorplanning and topology generation for application-specific network-on-chip . In Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC\u201910) . IEEE, 535--540. B. Yu, S. Dong, S. Chen, and S. Goto. 2010. Floorplanning and topology generation for application-specific network-on-chip. In Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC\u201910). IEEE, 535--540."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.139"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.1174"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E95.C.534"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159544"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2890499","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2890499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:55Z","timestamp":1750221535000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2890499"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,21]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,7,26]]}},"alternative-id":["10.1145\/2890499"],"URL":"https:\/\/doi.org\/10.1145\/2890499","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2016,7,21]]},"assertion":[{"value":"2015-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-07-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}