{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T15:29:08Z","timestamp":1759073348074,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T00:00:00Z","timestamp":1458172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K026399\/1 & EP\/G033110\/1"],"award-info":[{"award-number":["EP\/K026399\/1 & EP\/G033110\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,17]]},"DOI":"10.1145\/2892208.2892214","type":"proceedings-article","created":{"date-parts":[[2016,3,14]],"date-time":"2016-03-14T13:11:18Z","timestamp":1457961078000},"page":"23-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Performance implications of transient loop-carried data dependences in automatically parallelized loops"],"prefix":"10.1145","author":[{"given":"Niall","family":"Murphy","sequence":"first","affiliation":[{"name":"University of Cambridge, UK"}]},{"given":"Timothy","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge, UK"}]},{"given":"Robert","family":"Mullins","sequence":"additional","affiliation":[{"name":"University of Cambridge, UK"}]},{"given":"Simone","family":"Campanoni","sequence":"additional","affiliation":[{"name":"Northwestern University, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,3,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/6448"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140395"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1788374.1788386"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259028"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665705"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.770138"},{"key":"e_1_3_2_1_7_1","unstructured":"cTuning Foundation. cBench: Collective benchmarks. http:\/\/www.ctuning.org\/cbench 2015."},{"key":"e_1_3_2_1_8_1","volume-title":"ICPP","author":"Cytron R. G.","year":"1986","unstructured":"R. G. Cytron. Doacross: Beyond vectorization for multiprocessors. In ICPP, 1986."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250760"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.27"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/509058.509070"},{"key":"e_1_3_2_1_12_1","volume-title":"Haswell: The fourth-generation Intel Core processor","author":"Hammarlund P.","year":"2014","unstructured":"P. Hammarlund, R. Kumar, R. B. Osborne, R. Rajwar, R. Singhal, R. D\u2019Sa, R. Chappell, S. Kaushik, S. Chennupaty, S. Jourdan, S. Gunther, A. J. Martinez, T. Piazza, T. Burton, A. A. Bajwa, D. L. Hill, E. Hallnor, H. Jiang, M. Dixon, M. Derr, and M. Hunsaker. Haswell: The fourth-generation Intel Core processor. IEEE Micro, 34(2), 2014."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/379605.379665"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"A. R. Hurson J. T. Lim K. M. Kavi and B. Lee. Parallelization of DOALL and DOACROSS Loops\u2014a Survey volume 45 of Advances in Computers pages 53\u2013103. Elsevier 1997.","DOI":"10.1016\/S0065-2458(08)60706-8"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/73560.73588"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1882094.1882114"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2491960"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333722"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.238302"},{"key":"e_1_3_2_1_22_1","volume-title":"On-the-fly pipeline parallelism","author":"Lee I.","year":"2013","unstructured":"I. Lee, C. E. Leiserson, T. B. Schardl, J. Sukha, and Z. Zhang. On-the-fly pipeline parallelism. 2013."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/11688839_5"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305197"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983060"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1557247"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2086755"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026007"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181254"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248415"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.7"},{"key":"e_1_3_2_1_36_1","volume-title":"MICRO","author":"Tian C.","year":"2008","unstructured":"C. Tian, M. Feng, V. Nagarajan, and R. Gupta. Copy or discard execution model for speculative parallelization on multicores. In MICRO, 2008."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854321"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","unstructured":"D. W. Wall. Limits of Instruction-level Parallelism. In ASPLOS 91. 10.1145\/106972.106991","DOI":"10.1145\/106972.106991"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500745"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822777"}],"event":{"name":"CGO '16: 14th Annual IEEE\/ACM International Symposium on Code Generation and Optimization","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"],"location":"Barcelona Spain","acronym":"CGO '16"},"container-title":["Proceedings of the 25th International Conference on Compiler Construction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2892208.2892214","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2892208.2892214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:53:53Z","timestamp":1750222433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2892208.2892214"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,17]]},"references-count":40,"alternative-id":["10.1145\/2892208.2892214","10.1145\/2892208"],"URL":"https:\/\/doi.org\/10.1145\/2892208.2892214","relation":{},"subject":[],"published":{"date-parts":[[2016,3,17]]},"assertion":[{"value":"2016-03-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}