{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:41:08Z","timestamp":1761324068103,"version":"3.41.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2016,9,24]],"date-time":"2016-09-24T00:00:00Z","timestamp":1474675200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan, R.O.C.","doi-asserted-by":"crossref","award":["MOST 104-2221-E-194-064"],"award-info":[{"award-number":["MOST 104-2221-E-194-064"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2017,3,31]]},"abstract":"<jats:p>Network-on-Chip (NoC) has been proposed as a promising communication architecture to replace the dedicated interconnections and shared buses for future embedded system platforms. In such a parallel platform, mapping application tasks to the NoC is a key issue because it affects throughput significantly due to the problem of communication congestion. Increased communication latency, low system performance, and low resource utilization are some side-effects of a bad mapping. Current mapping algorithms either do not consider link utilizations or consider only the current utilizations. Besides, to design an efficient NoC platform, mapping task to computation nodes and scheduling communication should be taken into consideration. In this work, we propose an efficient algorithm for dynamic task mapping with congestion speculation (DTMCS) that not only includes the conventional application mapping, but also further considers future traffic patterns based on the link utilization. The proposed algorithm can reduce overall congestion, instead of only improving the current packet blocking situation. Our experiment results have demonstrated that compared to the state-of-the-art congestion-aware Path Load algorithm, the proposed DTMCS algorithm can reduce up to 40.5% of average communication latency, while the maximal communication latency can be reduced by up to 67.7%.<\/jats:p>","DOI":"10.1145\/2892633","type":"journal-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T19:06:10Z","timestamp":1475175970000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip"],"prefix":"10.1145","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7203-593X","authenticated-orcid":false,"given":"Hung-Lin","family":"Chao","sequence":"first","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Sheng-Ya","family":"Tung","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan, R.O.C."}]},{"given":"Pao-Ann","family":"Hsiung","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Chiayi, Taiwan, R.O.C."}]}],"member":"320","published-online":{"date-parts":[[2016,9,24]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488782"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266572"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2009.239"},{"volume-title":"SystemC Verification Library (SCV) (Release 1.0","key":"e_1_2_1_4_1","first-page":"1"},{"key":"e_1_2_1_5_1","unstructured":"B. Towles and W. J. Dally. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann.   B. Towles and W. J. Dally. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann."},{"volume-title":"Proceedings of the 26th International Conference on Computer Design. 164--169","author":"Chou C.-L.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120738"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531638"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2008.4694878"},{"volume-title":"Noxim: Network-on-Chip Simulator.","year":"2013","author":"Fazzino F.","key":"e_1_2_1_10_1"},{"issue":"3","key":"e_1_2_1_11_1","first-page":"3","article-title":"GNU GCC compiler","volume":"4","author":"General Public License GNU","year":"2009","journal-title":"Version GCC"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 1561--1566","year":"2012","author":"Chao H.-L.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","unstructured":"Intel Corporation. 2007. IntelR Core 2 Quad Processor Q6600. Retrieved from http:\/\/ark.intel.com\/ zh-tw\/products\/29765\/Intel-Core2-Quad-Processor-Q6600-8M-Cache-2_40-GHz-1066-MHz-FSB.  Intel Corporation. 2007. IntelR Core 2 Quad Processor Q6600. Retrieved from http:\/\/ark.intel.com\/ zh-tw\/products\/29765\/Intel-Core2-Quad-Processor-Q6600-8M-Cache-2_40-GHz-1066-MHz-FSB."},{"volume-title":"Interconnection Networks: An Engineering Approach. Morgan Kaufmann.","year":"2002","author":"Duato J.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278334"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2012.09.013"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"volume-title":"Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric Systems-on-Chip. 23--30","author":"Moller L.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595649"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378665"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"e_1_2_1_25_1","unstructured":"R. P. Dick. 2009. Embedded System Synthesis Benchmarks Suite (E3S). (2009). http:\/\/ziyang.eecs.umich.edu\/ dickrp\/e3s\/.  R. P. Dick. 2009. Embedded System Synthesis Benchmarks Suite (E3S). (2009). http:\/\/ziyang.eecs.umich.edu\/ dickrp\/e3s\/."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/278241.278309"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969207"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.81"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084856"},{"key":"e_1_2_1_30_1","unstructured":"Ubuntu 10.04. 2010. Ubuntu linux distribution with Kernel version 2.6.32. Retrieved from https:\/\/launchpad.net\/ubuntu\/lucid\/+package\/linux-source-2.6.32.  Ubuntu 10.04. 2010. Ubuntu linux distribution with Kernel version 2.6.32. Retrieved from https:\/\/launchpad.net\/ubuntu\/lucid\/+package\/linux-source-2.6.32."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996637"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.91"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"volume-title":"Vivado Design Suite User Guide-Partial Reconfiguration (v2015.2 ed.)","author":"Xilinx Inc. 2015.","key":"e_1_2_1_34_1"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2892633","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2892633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:55:55Z","timestamp":1750272955000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2892633"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,24]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,3,31]]}},"alternative-id":["10.1145\/2892633"],"URL":"https:\/\/doi.org\/10.1145\/2892633","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2016,9,24]]},"assertion":[{"value":"2015-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-09-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}