{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:48:59Z","timestamp":1784918939326,"version":"3.55.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,5,27]],"date-time":"2016-05-27T00:00:00Z","timestamp":1464307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2016,9,22]]},"abstract":"<jats:p>With the advent of globalization in the semiconductor industry, it is necessary to prevent unauthorized usage of third-party IPs (3PIPs), cloning and unwanted modification of 3PIPs, and unauthorized production of ICs. Due to the increasing complexity of ICs, system-on-chip (SoC) designers use various 3PIPs in their design to reduce time-to-market and development costs, which creates a trust issue between the SoC designer and the IP owners. In addition, as the ICs are fabricated around the globe, the SoC designers give fabrication contracts to offshore foundries to manufacture ICs and have little control over the fabrication process, including the total number of chips fabricated. Similarly, the 3PIP owners lack control over the number of fabricated chips and\/or the usage of their IPs in an SoC. Existing research only partially addresses the problems of IP piracy and IC overproduction, and to the best of our knowledge, there is no work that considers IP overuse. In this article, we present a comprehensive solution for preventing IP piracy and IC overproduction by assuring forward trust between all entities involved in the SoC design and fabrication process. We propose a novel design flow to prevent IC overproduction and IP overuse. We use an existing logic encryption technique to obfuscate the netlist of an SoC or a 3PIP and propose a modification to enable manufacturing tests before the activation of chips which is absolutely necessary to prevent overproduction. We have used asymmetric and symmetric key encryption, in a fashion similar to Pretty Good Privacy (PGP), to transfer keys from the SoC designer or 3PIP owners to the chips. In addition, we also propose to attach an IP digest (a cryptographic hash of the entire IP) to the header of an IP to prevent modification of the IP by the SoC designers. We have shown that our approach is resistant to various attacks with the cost of minimal area overhead.<\/jats:p>","DOI":"10.1145\/2893183","type":"journal-article","created":{"date-parts":[[2016,5,31]],"date-time":"2016-05-31T12:15:09Z","timestamp":1464696909000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":67,"title":["FORTIS"],"prefix":"10.1145","volume":"21","author":[{"given":"Ujjwal","family":"Guin","sequence":"first","affiliation":[{"name":"University of Connecticut"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qihang","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Connecticut"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Domenic","family":"Forte","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark M.","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,5,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326215"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the16th USENIX Security Symposium on USENIX Security. Article 20","author":"Yousra","unstructured":"Yousra M. Alkabani and Farinaz Koushanfar. 2007. Active hardware metering for intellectual property protection and security . In Proceedings of the16th USENIX Security Symposium on USENIX Security. Article 20 , 16 pages. Yousra M. Alkabani and Farinaz Koushanfar. 2007. Active hardware metering for intellectual property protection and security. In Proceedings of the16th USENIX Security Symposium on USENIX Security. Article 20, 16 pages."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"e_1_2_1_4_1","volume-title":"Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits","author":"Bushnell M.","unstructured":"M. Bushnell and Vishwani Agrawal . 2000. Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits . Springer . M. Bushnell and Vishwani Agrawal. 2000. Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Springer."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509604"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653606"},{"key":"e_1_2_1_10_1","unstructured":"DASC. 2014. 1735-2014 - IEEE approved draft recommended practice for encryption and management of electronic design intellectual property (IP). https:\/\/standards.ieee.org\/findstds\/standard\/1735-2014.html.  DASC. 2014. 1735-2014 - IEEE approved draft recommended practice for encryption and management of electronic design intellectual property (IP). https:\/\/standards.ieee.org\/findstds\/standard\/1735-2014.html."},{"key":"e_1_2_1_11_1","unstructured":"Scott Davidson. 2015. ITC99 benchmark home page. Retrieved from https:\/\/www.cerc.utexas.edu\/itc99- benchmarks\/bench.html.  Scott Davidson. 2015. ITC99 benchmark home page. Retrieved from https:\/\/www.cerc.utexas.edu\/itc99- benchmarks\/bench.html."},{"key":"e_1_2_1_12_1","unstructured":"Morris Dworkin. 2001. NIST Special Publication 800-38A: Recommendation for Block Cipher Modes of Operation. http:\/\/csrc.nist.gov\/publications\/nistpubs\/800-38a\/sp800-38a.pdf.  Morris Dworkin. 2001. NIST Special Publication 800-38A: Recommendation for Block Cipher Modes of Operation. http:\/\/csrc.nist.gov\/publications\/nistpubs\/800-38a\/sp800-38a.pdf."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Conference on RFID Security.","author":"Holcomb Daniel E.","year":"2007","unstructured":"Daniel E. Holcomb , Wayne P. Burleson , and Kevin Fu . 2007 . Initial SRAM state as a fingerprint and source of true random numbers for RFID tags . In Proceedings of the Conference on RFID Security. Daniel E. Holcomb, Wayne P. Burleson, and Kevin Fu. 2007. Initial SRAM state as a fingerprint and source of true random numbers for RFID tags. In Proceedings of the Conference on RFID Security."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559056"},{"key":"e_1_2_1_15_1","unstructured":"IEEE Standards Association and others. 2001. 1149.1-2001 - IEEE Standard Test Access Port and Boundary Scan Architecture. IEEE.  IEEE Standards Association and others. 2001. 1149.1-2001 - IEEE Standard Test Access Port and Boundary Scan Architecture. IEEE."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/75\/7\/076502"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882490"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/647597.731874"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"e_1_2_1_24_1","volume-title":"Computer Networks: A Top-Down Approach","author":"Kurose J.","year":"2001","unstructured":"J. Kurose and K. Ross . 2001 . Computer Networks: A Top-Down Approach . http:\/\/www.amazon.com\/Computer-Networking-Top-Down-Approach-6th\/dp\/0132856204. J. Kurose and K. Ross. 2001. Computer Networks: A Top-Down Approach. http:\/\/www.amazon.com\/Computer-Networking-Top-Down-Approach-6th\/dp\/0132856204."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952741"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839821"},{"key":"e_1_2_1_28_1","unstructured":"Microsemi. 2014. Libero SoC Secure IP Flow User Guide for IP Vendors and Libero SoC Users. Retrieved from http:\/\/www.microsemi.com\/document-portal\/doc_view\/133573-libero-soc-secure-ip-flow-user-guide.  Microsemi. 2014. Libero SoC Secure IP Flow User Guide for IP Vendors and Libero SoC Users. Retrieved from http:\/\/www.microsemi.com\/document-portal\/doc_view\/133573-libero-soc-secure-ip-flow-user-guide."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049037"},{"key":"e_1_2_1_31_1","unstructured":"NIST. 2012. FIPS PUB 180-4: Secure Hash Standard. http:\/\/www.nist.gov\/customcf\/get_pdf.cfm?pub_id&equals;910977.  NIST. 2012. FIPS PUB 180-4: Secure Hash Standard. http:\/\/www.nist.gov\/customcf\/get_pdf.cfm?pub_id&equals;910977."},{"key":"e_1_2_1_32_1","unstructured":"OpenCores. 2015. Homepage. Retrieved from https:\/\/www.opencores.org.  OpenCores. 2015. Homepage. Retrieved from https:\/\/www.opencores.org."},{"key":"e_1_2_1_33_1","unstructured":"OpenSPARC T1. 2015. Retrieved from http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/opensparc-t1-page-1444609.html.  OpenSPARC T1. 2015. Retrieved from http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/opensparc-t1-page-1444609.html."},{"key":"e_1_2_1_34_1","volume-title":"Understanding Cryptography: A Textbook for Students and Practitioners","author":"Paar Christof","year":"2009","unstructured":"Christof Paar and Jan Pelzl . 2009 . Understanding Cryptography: A Textbook for Students and Practitioners . Springer Science & Business Media . Christof Paar and Jan Pelzl. 2009. Understanding Cryptography: A Textbook for Students and Practitioners. Springer Science & Business Media."},{"key":"e_1_2_1_35_1","volume-title":"Intellectual Property Protection in VLSI Designs: Theory and Practice","author":"Qu Gang","unstructured":"Gang Qu and Miodrag Potkonjak . 2003. Intellectual Property Protection in VLSI Designs: Theory and Practice . Springer Science & Business Media . Gang Qu and Miodrag Potkonjak. 2003. Intellectual Property Protection in VLSI Designs: Theory and Practice. Springer Science & Business Media."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962096"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373466"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.4"},{"key":"e_1_2_1_44_1","volume-title":"Synopsys FPGA Synthesis Synplify Pro for Lattice: User Guide. (November","year":"2014","unstructured":"Synopsys. 2014. Synopsys FPGA Synthesis Synplify Pro for Lattice: User Guide. (November 2014 ). Synopsys. 2014. Synopsys FPGA Synthesis Synplify Pro for Lattice: User Guide. (November 2014)."},{"key":"e_1_2_1_45_1","unstructured":"Synopsys. 2015a. 32\/28nm generic library for teaching IC design. Retrieved from https:\/\/www.synopsys.com\/ COMMUNITY\/UNIVERSITYPROGRAM\/Pages\/32-28nm-generic-library.aspx.  Synopsys. 2015a. 32\/28nm generic library for teaching IC design. Retrieved from https:\/\/www.synopsys.com\/ COMMUNITY\/UNIVERSITYPROGRAM\/Pages\/32-28nm-generic-library.aspx."},{"key":"e_1_2_1_46_1","unstructured":"Synopsys. 2015b. Compression for Highest Test Quality and Lowest Test Cost. Retrieved from https:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Test\/Pages\/dftmax-ultra-ds.aspx.  Synopsys. 2015b. Compression for Highest Test Quality and Lowest Test Cost. Retrieved from https:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Test\/Pages\/dftmax-ultra-ds.aspx."},{"key":"e_1_2_1_47_1","unstructured":"Synopsys. 2015c. DFT Compiler DFTMAXTM and DFTMAXTM Ultra User Guide. (Septermber 2015).  Synopsys. 2015c. DFT Compiler DFTMAX TM and DFTMAX TM Ultra User Guide. (Septermber 2015)."},{"key":"e_1_2_1_48_1","unstructured":"Synopsys. 2015d. High Quality Low Cost Test. Retrieved from https:\/\/www.synopsys.com\/Tools\/Implementat ion\/RTLSynthesis\/Test\/Pages\/DFTMAX.aspx.  Synopsys. 2015d. High Quality Low Cost Test. Retrieved from https:\/\/www.synopsys.com\/Tools\/Implementat ion\/RTLSynthesis\/Test\/Pages\/DFTMAX.aspx."},{"key":"e_1_2_1_49_1","volume-title":"Introduction to Hardware Security and Trust","author":"Tehranipoor Mohammad","unstructured":"Mohammad Tehranipoor and Cliff Wang . 2012. Introduction to Hardware Security and Trust . Springer . Mohammad Tehranipoor and Cliff Wang. 2012. Introduction to Hardware Security and Trust. Springer."},{"key":"e_1_2_1_50_1","volume-title":"Counterfeit Integrated Circuits: Detection and Avoidance","author":"Tehranipoor Mark","unstructured":"Mark (Mohammad) Tehranipoor , Ujjwal Guin , and Domenic Forte . 2015. Counterfeit Integrated Circuits: Detection and Avoidance . Springer . Mark (Mohammad) Tehranipoor, Ujjwal Guin, and Domenic Forte. 2015. Counterfeit Integrated Circuits: Detection and Avoidance. Springer."},{"key":"e_1_2_1_51_1","unstructured":"Xilinx. 2105a. Zynq 7000 Combined Product Table. Retrieved from http:\/\/www.xilinx.com\/publications\/ prod_mktg\/zynq7000\/Zynq-7000-combined-product-table.pdf.  Xilinx. 2105a. Zynq 7000 Combined Product Table. Retrieved from http:\/\/www.xilinx.com\/publications\/ prod_mktg\/zynq7000\/Zynq-7000-combined-product-table.pdf."},{"key":"e_1_2_1_52_1","unstructured":"Xilinx. 2105b. Virtex 7 Product Table. Retrieved from http:\/\/www.xilinx.com\/publications\/prod_mktg\/Virt ex7-Product-Table.pdf.  Xilinx. 2105b. Virtex 7 Product Table. Retrieved from http:\/\/www.xilinx.com\/publications\/prod_mktg\/Virt ex7-Product-Table.pdf."},{"key":"e_1_2_1_53_1","unstructured":"Age Yeh. 2012. Trends in the global IC design service market. DIGITIMES Research. http:\/\/www.digitimes.com\/news\/a20120313RS400.html?chid&equals;2.  Age Yeh. 2012. Trends in the global IC design service market. DIGITIMES Research. http:\/\/www.digitimes.com\/news\/a20120313RS400.html?chid&equals;2."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023873"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2893183","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2893183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:13Z","timestamp":1750222573000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2893183"}},"subtitle":["A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs"],"short-title":[],"issued":{"date-parts":[[2016,5,27]]},"references-count":53,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,9,22]]}},"alternative-id":["10.1145\/2893183"],"URL":"https:\/\/doi.org\/10.1145\/2893183","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,27]]},"assertion":[{"value":"2015-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}