{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T01:14:25Z","timestamp":1774746865284,"version":"3.50.1"},"reference-count":98,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,5,12]],"date-time":"2016-05-12T00:00:00Z","timestamp":1463011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Grand Fundamental Research 973 Program of China","award":["2014CB340402"],"award-info":[{"award-number":["2014CB340402"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61170008, 61272055, 61433008, and U1435216"],"award-info":[{"award-number":["61170008, 61272055, 61433008, and U1435216"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"National High Technology Research and Development Program of China","award":["2013AA01A210"],"award-info":[{"award-number":["2013AA01A210"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2016,7,26]]},"abstract":"<jats:p>With dramatic growth of data and rapid enhancement of computing powers, data accesses become the bottleneck restricting overall performance of a computer system. Emerging phase-change memory (PCM) is byte-addressable like DRAM, persistent like hard disks and Flash SSD, and about four orders of magnitude faster than hard disks or Flash SSDs for typical file system I\/Os. The maturity of PCM from research to production provides a new opportunity for improving the I\/O performance of a system. However, PCM also has some weaknesses, for example, long write latency, limited write endurance, and high active energy. Existing processor cache systems, main memory systems, and online storage systems are unable to leverage the advantages of PCM, and\/or to mitigate PCM\u2019s drawbacks. The reason behind this incompetence is that they are designed and optimized for SRAM, DRAM memory, and hard drives, respectively, instead of PCM memory. There have been some efforts concentrating on rethinking computer architectures and software systems for PCM. This article presents a detailed survey and review of the areas of computer architecture and software systems that are oriented to PCM devices. First, we identify key technical challenges that need to be addressed before this memory technology can be leveraged, in the form of processor cache, main memory, and online storage, to build high-performance computer systems. Second, we examine various designs of computer architectures and software systems that are PCM aware. Finally, we obtain several helpful observations and propose a few suggestions on how to leverage PCM to optimize the performance of a computer system.<\/jats:p>","DOI":"10.1145\/2893186","type":"journal-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T14:30:58Z","timestamp":1463149858000},"page":"1-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Rethinking Computer Architectures and Software Systems for Phase-Change Memory"],"prefix":"10.1145","volume":"12","author":[{"given":"Chengwen","family":"Wu","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Guangyan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Keqin","family":"Li","sequence":"additional","affiliation":[{"name":"State University of New York, New Paltz, New York"}]}],"member":"320","published-online":{"date-parts":[[2016,5,12]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"W. Arden. 2009. Semiconductor Industries Association - International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html.  W. Arden. 2009. Semiconductor Industries Association - International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485961"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442131"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206865"},{"key":"e_1_2_1_5_1","unstructured":"R. Biswas and E. Ort. 2006. The java persistence API - a simpler programming model for entity persistence.Retrieved March 30 2016 from http:\/\/java.sun.com\/developer\/technicalArticles\/J2EE\/jpa\/.  R. Biswas and E. Ort. 2006. The java persistence API - a simpler programming model for entity persistence.Retrieved March 30 2016 from http:\/\/java.sun.com\/developer\/technicalArticles\/J2EE\/jpa\/."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762715"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2094091.2094104"},{"key":"e_1_2_1_10_1","unstructured":"S. Chen P. B. Gibbons and S. Nath. 2011b. Rethinking database algorithms for phase change memory. In CIDR.  S. Chen P. B. Gibbons and S. Nath. 2011b. Rethinking database algorithms for phase change memory. In CIDR."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024939"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654117"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970386.1970387"},{"key":"e_1_2_1_20_1","volume-title":"Memory Architecture and Organization Workshop (MEAOW\u201912)","author":"Doshi K."},{"key":"e_1_2_1_21_1","volume-title":"Retrieved","author":"Drepper U.","year":"2007"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400714"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.33"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540745"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.57"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063576.2063977"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2012.37"},{"key":"e_1_2_1_30_1","volume-title":"13th ACM\/IEEE Design, Automation and Test in Europe.","author":"Hu J."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522321"},{"key":"e_1_2_1_32_1","unstructured":"ITRS. 2007. Process Integration Devices and Structures International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html.  ITRS. 2007. Process Integration Devices and Structures International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2459316.2459318"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201910)","author":"Joo Y.","year":"1870"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"e_1_2_1_37_1","volume-title":"IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Kannan S."},{"key":"e_1_2_1_38_1","volume-title":"Electron Devices Meeting (IEDM\u201909)","author":"Kau D.","year":"2009"},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the 12th USENIX Conference on File and Storage Technologies (FAST\u201914)","author":"Kim H."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024163"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2013.35"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST\u201913)","author":"Lee E."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_2_1_46_1","doi-asserted-by":"crossref","volume-title":"Architectural evaluation of 3D stacked RRAM caches","author":"Lewis D. L.","DOI":"10.1109\/3DIC.2009.5306582"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.89"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC\u201909)","author":"Lin J.-T.","year":"2009"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13)","author":"Liu D."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2014.07.002"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2012.30"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435788"},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the 12th Workshop on Hot Topics in Operating Systems (HatOS\u201909)","author":"Mogul J. C."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524211.2524216"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480660"},{"key":"e_1_2_1_58_1","volume-title":"Retrieved","year":"2010"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1363686.1364038"},{"key":"e_1_2_1_60_1","volume-title":"Linux Symposium.","author":"Park Y."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_2_1_64_1","doi-asserted-by":"crossref","unstructured":"M. K. Qureshi M. F. Michele and A. L.-M. Luis. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA\u201910.  M. K. Qureshi M. F. Michele and A. L.-M. Luis. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA\u201910.","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_2_1_65_1","volume-title":"IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911)","volume":"37","author":"Qureshi M. K."},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.18"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2014.139"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_1_73_1","volume-title":"OSDI\u201906: Proceedings of the 7th Symposium on Operating Systems Design and Implementation. USENIX Association","author":"Sears R.","year":"2009"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2668930.2695529"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.2"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASPDAC\u201911)","author":"Sun G.","year":"1950"},{"key":"e_1_2_1_80_1","volume-title":"Proceedings of the 9th USENIX Conference on File and Stroage Technologies (FAST\u201911)","author":"Venkataraman S.","year":"1960"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950379"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2697394"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_2_1_85_1","volume-title":"Proceedings of Design Automation and Test in Europe (DATE\u201909)","author":"Wu X."},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_2_1_87_1","article-title":"High speed overwritable phase change optical disk material","volume":"26","author":"Yamada N.","year":"1987","journal-title":"Japanese Journal of Applied Physics Supplement"},{"key":"e_1_2_1_88_1","doi-asserted-by":"crossref","unstructured":"B. Yang J. Lee J. Kim J. Cho S. Lee and B. Yu. 2007. A low power phase change random access memory using a data comparison write scheme. In ISCAS\u201907.  B. Yang J. Lee J. Kim J. Cho S. Lee and B. Yu. 2007. A low power phase change random access memory using a data comparison write scheme. In ISCAS\u201907.","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"e_1_2_1_89_1","volume-title":"13th USENIX Conference on File and Storage Technologies (FAST\u201915)","author":"Yang J."},{"key":"e_1_2_1_90_1","doi-asserted-by":"crossref","unstructured":"D. H. Yoon N. Muralimanohar J. Chang P. Ranganathan N. P. Jouppi and M. Erez. 2011. FREE-p: Protecting non-volatile memory against both hard and soft errors. In HPCA\u201911.   D. H. Yoon N. Muralimanohar J. Chang P. Ranganathan N. P. Jouppi and M. Erez. 2011. FREE-p: Protecting non-volatile memory against both hard and soft errors. In HPCA\u201911.","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_2_1_92_1","first-page":"2013","article-title":"Techniques for Data Mapping and Buffering to Exploit Asymmetry in Multi-Level Cell (Phase Change) Memory","author":"Yoon H.","year":"2013","journal-title":"SAFARI Technical Report"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593217"},{"key":"e_1_2_1_95_1","volume-title":"Proceedings of the 2014 32nd IEEE International Conference on Computer Design (ICCD\u201914)","author":"Zhao M."},{"key":"e_1_2_1_96_1","volume-title":"Proceedings of the 20th Annual Asia and South Pacific Design Automation Conference (ASP-DAC\u201915)","author":"Zhao M."},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757117"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656049"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2893186","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2893186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:13Z","timestamp":1750222573000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2893186"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,12]]},"references-count":98,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,7,26]]}},"alternative-id":["10.1145\/2893186"],"URL":"https:\/\/doi.org\/10.1145\/2893186","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,12]]},"assertion":[{"value":"2015-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}