{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:41Z","timestamp":1750306361308,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2016,6,6]],"date-time":"2016-06-06T00:00:00Z","timestamp":1465171200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Agency for Innovation by Science and Technology in Flanders, Belgium","award":["101605"],"award-info":[{"award-number":["101605"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2016,6,27]]},"abstract":"<jats:p>Compilers for Course-Grained Reconfigurable Array (CGRA) architectures suffer from long compilation times and code quality levels far below the theoretical upper bounds. This article presents a new scheduler, called the Bimodal Modulo Scheduler (BMS), to map inner loops onto (heterogeneous) CGRAs of the Architecture for Dynamically Reconfigurable Embedded Systems (ADRES) family. BMS significantly outperforms existing schedulers for similar architectures in terms of generated code quality and compilation time. This is achieved by combining new schemes for backtracking with extended and adapted forms of priority functions and cost functions, as described in the article. BMS is evaluated by mapping multimedia and software-defined radio benchmarks onto tuned ADRES instances.<\/jats:p>","DOI":"10.1145\/2893475","type":"journal-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T13:00:33Z","timestamp":1465563633000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["A Bimodal Scheduler for Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5855-0342","authenticated-orcid":false,"given":"Panagiotis","family":"Theocharis","sequence":"first","affiliation":[{"name":"Ghent University, Belgium, Gent, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0317-2089","authenticated-orcid":false,"given":"Bjorn De","family":"Sutter","sequence":"additional","affiliation":[{"name":"Ghent University, Belgium, Gent, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2016,6,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.49"},{"volume-title":"Proc. 3rd Conf. on High Performance Embedded Architectures and Compilers. 66--81","author":"Bouwens F.","key":"e_1_2_1_2_1"},{"volume-title":"Proc. of the Conf. on Design of Circuits and Integrated Systems.","year":"2008","author":"Cervero T.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2655242"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0412-x"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375678"},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"B. De Sutter P. Raghavan and A. Lambrechts. 2013. Handbook of Signal Processing Systems (2 ed.). Springer Chapter Coarse-Grained Reconfigurable Array Architectures 553--592.  B. De Sutter P. Raghavan and A. Lambrechts. 2013. Handbook of Signal Processing Systems (2 ed.). Springer Chapter Coarse-Grained Reconfigurable Array Architectures 553--592.","DOI":"10.1007\/978-1-4614-6859-2_18"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0296-1"},{"volume-title":"Proc. Symp. on VLSI Circuits. 292--293","author":"Derudder V.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.475966"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967699"},{"volume":"6590","volume-title":"Proceedings of the SPIE Conference: VLSI Circuits and Systems III","author":"Kanstein A.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555314"},{"volume-title":"Proc. Conf. on Field-Programmable Technology. 321--328","author":"Kim W.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.260"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002993"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098571"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.910814"},{"volume-title":"Proc. Symp. Microarch. 45--54","author":"Mahlke S. A.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"volume-title":"Proc. Conf. on Field-Programmable Technology. 166--173","author":"Mei B.","key":"e_1_2_1_25_1"},{"volume-title":"Proc. 13th Conf. Field Programmable Logic and Application (FPL). 61--70","author":"Mei B.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0237-z"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542452.1542456"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2638558"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176778"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"volume-title":"Proc. IEEE Symp. on Application Specific Processors. 15--20","author":"Park H.","key":"e_1_2_1_32_1"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"volume-title":"Proc. Conf. on Field-Programmable Technology. 176--183","author":"Park J. J. K.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"volume-title":"Proc. on Conf. Field-Programmable Technology. 67--70","author":"Suh D.","key":"e_1_2_1_37_1"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.95"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941087"},{"volume-title":"Proc. 13th Asia South Pacific Design Automation Conf. (ASP-DAC). 776--782","author":"Yoon J. W.","key":"e_1_2_1_40_1"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2893475","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2893475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:13Z","timestamp":1750222573000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2893475"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,6]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,6,27]]}},"alternative-id":["10.1145\/2893475"],"URL":"https:\/\/doi.org\/10.1145\/2893475","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2016,6,6]]},"assertion":[{"value":"2015-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}