{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:59Z","timestamp":1750308599950,"version":"3.41.0"},"reference-count":30,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2016,4,20]],"date-time":"2016-04-20T00:00:00Z","timestamp":1461110400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002613","name":"UNIST","doi-asserted-by":"crossref","award":["1.150121.01"],"award-info":[{"award-number":["1.150121.01"]}],"id":[{"id":"10.13039\/501100002613","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education","award":["NRF-2014R1A1A2057715"],"award-info":[{"award-number":["NRF-2014R1A1A2057715"]}]},{"name":"IDEC at KAIST"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2016,7,26]]},"abstract":"<jats:p>Among power dissipation components, leakage power has become more dominant with each successive technology node. Power-gating techniques have been widely used to reduce the standby leakage energy. In this work, we investigate a power-gating strategy for through-silicon via (TSV)-based 3D IC stacking structures. Power-gating control is becoming more complicated as more dies are stacked. We combine the on-chip PDN and TSV in a multilayered 3D IC to perform power-gating analysis of the static and dynamic voltage drops and in-rush current. Then, we propose a novel power-gating strategy that optimizes the in-rush current profile, subject to the voltage-drop constraints. Our power-gating strategy provides a minimal wake-up latency such that the voltage noise safety margins are not violated. In addition, the layer dependency of the 3D IC on the power gating is analyzed in terms of the wake-up time reduction. We achieve an average wake-up time reduction of 43% for all cases with our adaptive power-gating method that exploits location (or layer) information regarding the aggressors in a 3D IC. A tapered TSV architecture based on the layer dependency has been analyzed; it exhibits up to 18% wake-up time reduction compared to that of circuits with uniform TSVs.<\/jats:p>","DOI":"10.1145\/2894752","type":"journal-article","created":{"date-parts":[[2016,4,22]],"date-time":"2016-04-22T13:53:06Z","timestamp":1461333186000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC"],"prefix":"10.1145","volume":"21","author":[{"given":"Seungwon","family":"Kim","sequence":"first","affiliation":[{"name":"Ulsan National Institute of Science and Technology (UNIST), Ulsan, Republic of Korea"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology (UNIST), Ulsan, Republic of Korea"}]},{"given":"Ki Jin","family":"Han","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology (UNIST), Ulsan, Republic of Korea"}]},{"given":"Youngmin","family":"Kim","sequence":"additional","affiliation":[{"name":"Kwangwoon University, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2016,4,20]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Arizona State University. 22nm PTM. 2008. 22nm PTM HP and LSTP models. http:\/\/ptm.asu.edu.  Arizona State University. 22nm PTM. 2008. 22nm PTM HP and LSTP models. http:\/\/ptm.asu.edu."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133571"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541731"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201908)","author":"Gu S. Q.","key":"e_1_2_1_5_1","unstructured":"S. Q. Gu , Pol Marchal , Marco Facchini , F. Wang , M. Suh , D. Lisk , and M. Nowak . 2008. Stackable memory of 3D chip integration for mobile applications . In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201908) . 1--4. S. Q. Gu, Pol Marchal, Marco Facchini, F. Wang, M. Suh, D. Lisk, and M. Nowak. 2008. Stackable memory of 3D chip integration for mobile applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201908). 1--4."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2016642"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2010.2050769"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2238214"},{"volume-title":"Proceedings of the 60th Electronic Components and Technology Conference (ECTC\u201910)","author":"Michael","key":"e_1_2_1_9_1","unstructured":"Michael B. Healy and Sung Kyu Lim. 2010. Power delivery system architecture for many-tier 3D systems . In Proceedings of the 60th Electronic Components and Technology Conference (ECTC\u201910) . 1682--1688. Michael B. Healy and Sung Kyu Lim. 2010. Power delivery system architecture for many-tier 3D systems. In Proceedings of the 60th Electronic Components and Technology Conference (ECTC\u201910). 1682--1688."},{"key":"e_1_2_1_10_1","unstructured":"HSPICE. 2013. HSPICE version H-2013.03-SP1. Retrieved from http:\/\/www.synopsys.com\/.  HSPICE. 2013. HSPICE version H-2013.03-SP1. Retrieved from http:\/\/www.synopsys.com\/."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2185047"},{"key":"e_1_2_1_12_1","unstructured":"ITRS. 2012. ITRS. Retrieved from http:\/\/public.itrs.net.  ITRS. 2012. ITRS. Retrieved from http:\/\/public.itrs.net."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. 1054--1059","author":"Jeong Kwangok","year":"2012","unstructured":"Kwangok Jeong , Andrew B. Kahng , Seokhyeong Kang , Tajana S. Rosing , and Richard Strong . 2012 . MAPG: Memory access power gating . In Proceedings of the Conference on Design, Automation and Test in Europe. 1054--1059 . Kwangok Jeong, Andrew B. Kahng, Seokhyeong Kang, Tajana S. Rosing, and Richard Strong. 2012. MAPG: Memory access power gating. In Proceedings of the Conference on Design, Automation and Test in Europe. 1054--1059."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751462"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2257923"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306539"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090331"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101890"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085483"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187205"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825834"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1974.1128204"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10..1109\/TVLSI.2007.904101"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187081"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055907"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2076382"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.29"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2894752","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2894752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:05:40Z","timestamp":1750273540000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2894752"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,20]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,7,26]]}},"alternative-id":["10.1145\/2894752"],"URL":"https:\/\/doi.org\/10.1145\/2894752","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2016,4,20]]},"assertion":[{"value":"2015-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-04-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}