{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:32Z","timestamp":1772725532311,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":84,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T00:00:00Z","timestamp":1497398400000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1212962, 1320531"],"award-info":[{"award-number":["1212962, 1320531"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,14]]},"DOI":"10.1145\/2896377.2901453","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T09:57:38Z","timestamp":1465552658000},"page":"323-336","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":111,"title":["Understanding Latency Variation in Modern DRAM Chips"],"prefix":"10.1145","author":[{"given":"Kevin K.","family":"Chang","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Abhijith","family":"Kashyap","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Hasan","family":"Hassan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University & TOBB ETU, Ankara, Turkey"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Kevin","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, USA"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Tianshi","family":"Li","sequence":"additional","affiliation":[{"name":"Peking University & Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Gennady","family":"Pekhimenko","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich & Carnegie Mellon University, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"N. Agarwal phet al. \"Page Placement Strategies for GPUs Within Heterogeneous Memory Systems \" in ASPLOS 2015. 10.1145\/2694344.2694381","DOI":"10.1145\/2694344.2694381"},{"key":"e_1_3_2_1_2_1","volume-title":"Memory: Are Challenges ahead?","author":"Bauer H.","year":"2016","unstructured":"H. Bauer et al., \"Memory: Are Challenges ahead?\" March 2016. Available: http:\/\/www.mckinsey.com\/industries\/semiconductors\/our-insights\/memory-are-challenges-ahead"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","unstructured":"B. H. Bloom \"Space\/Time Tradeoffs in Hash Coding with Allowable Errors \" CACM July 1970. 10.1145\/362686.362692","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_5_1","volume-title":"Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories.\\hskip 1em plus 0.5em minus 0.4em\\relax Prentice Hall","author":"Chakraborty K.","year":"2002","unstructured":"K. Chakraborty and P. Mazumder, Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories.\\hskip 1em plus 0.5em minus 0.4em\\relax Prentice Hall, 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616820"},{"key":"e_1_3_2_1_8_1","volume-title":"Chang et al., \"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA","author":"K.","year":"2014","unstructured":"K. K.-W. Chang et al., \"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA, 2014."},{"key":"e_1_3_2_1_9_1","volume-title":"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA","author":"Chang K. K.","year":"2016","unstructured":"K. K. Chang et al., \"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,\" in HPCA, 2016."},{"key":"e_1_3_2_1_10_1","unstructured":"Carnegie Mellon University SAFARI Research Group Source Code Repository https:\/\/github.com\/Carnegie Mellon University-SAFARI."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254778"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830799"},{"key":"e_1_3_2_1_15_1","volume-title":"On the Retention Time Distribution of Dynamic Random Access Memory (DRAM),\" in IEEE TED","author":"Hamamoto T.","year":"1998","unstructured":"T. Hamamoto et al., \"On the Retention Time Distribution of Dynamic Random Access Memory (DRAM),\" in IEEE TED, 1998."},{"key":"e_1_3_2_1_16_1","volume-title":"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" in HPCA","author":"Hassan H.","year":"2016","unstructured":"H. Hassan et al., \"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,\" in HPCA, 2016."},{"key":"e_1_3_2_1_17_1","volume-title":"The Cache DRAM Architecture,\" IEEE Micro","author":"Hidaka H.","year":"1990","unstructured":"H. Hidaka et al., \"The Cache DRAM Architecture,\" IEEE Micro, 1990."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815631"},{"key":"e_1_3_2_1_20_1","unstructured":"JEDEC \"DDR2 SDRAM Standard \" 2009."},{"key":"e_1_3_2_1_21_1","unstructured":"JEDEC \"DDR3 SDRAM Standard \" 2010."},{"key":"e_1_3_2_1_22_1","volume-title":"Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules","author":"No.","year":"2011","unstructured":"JEDEC, \"Standard No. 21-C. Annex K: Serial Presence Detect (SPD) for DDR3 SDRAM Modules,\" 2011."},{"key":"e_1_3_2_1_23_1","unstructured":"JEDEC \"DDR4 SDRAM Standard \" 2012."},{"key":"e_1_3_2_1_24_1","unstructured":"JEDEC \"Low Power Double Data Rate 3 (LPDDR3) \" 2012."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_3_2_1_26_1","volume-title":"CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms,\" in HPCA","author":"Jiang X.","year":"2010","unstructured":"X. Jiang et al., \"CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms,\" in HPCA, 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_28_1","volume-title":"PARBOR: An Efficient System-Level Technique to Detect Data Dependent Failures in DRAM,\" in DSN","author":"Khan S.","year":"2016","unstructured":"S. Khan et al., \"PARBOR: An Efficient System-Level Technique to Detect Data Dependent Failures in DRAM,\" in DSN, 2016."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_30_1","volume-title":"Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory,\" in HPCA","author":"Kim J.","year":"2015","unstructured":"J. Kim et al., \"Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory,\" in HPCA, 2015."},{"key":"e_1_3_2_1_31_1","volume-title":"A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs,\" in EDL","author":"Kim K.","year":"2009","unstructured":"K. Kim and J. Lee, \"A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs,\" in EDL, 2009."},{"key":"e_1_3_2_1_32_1","unstructured":"Y. Kim et al. \"Ramulator \" https:\/\/github.com\/Carnegie Mellon University-SAFARI\/ramulator."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665726"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_36_1","unstructured":"C. J. Lee et al. \"DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems \" in HPS Technical Report 2010."},{"key":"e_1_3_2_1_37_1","volume-title":"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,\" in HPCA","author":"Lee D.","year":"2015","unstructured":"D. Lee et al., \"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,\" in HPCA, 2015."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389041"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855840.1855846"},{"key":"e_1_3_2_1_41_1","volume-title":"DRAM Yield Analysis and Optimization by a Statistical Design Approach,\" in IEEE TCSI","author":"Li Y.","year":"2011","unstructured":"Y. Li et al., \"DRAM Yield Analysis and Optimization by a Statistical Design Approach,\" in IEEE TCSI, 2011."},{"key":"e_1_3_2_1_42_1","volume-title":"Hybrid LIO Sense Amplifier and Dummy-Less Array Architecture,\" in ISSCC","author":"Lim K.-N.","year":"2012","unstructured":"K.-N. Lim et al., \"A 1.2V 23nm 6F2 4Gb DDR3 SDRAM With Local-Bitline Sense Amplifier, Hybrid LIO Sense Amplifier and Dummy-Less Array Architecture,\" in ISSCC, 2012."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122987"},{"key":"e_1_3_2_1_48_1","unstructured":"J. D. McCalpin \"STREAM Benchmark.\""},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","unstructured":"S. A. McKee \"Reflections on the Memory Wall \" in CF 2004. 10.1145\/977091.977115","DOI":"10.1145\/977091.977115"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_51_1","unstructured":"Micron Technology Inc. \"128Mb: x4 x8 x16 Automotive SDRAM \" 1999."},{"key":"e_1_3_2_1_52_1","unstructured":"Micron Technology Inc. \"576Mb: x18 x36 RLDRAM3 \" 2011."},{"key":"e_1_3_2_1_53_1","volume-title":"A Systems Architecture Perspective,\" IMW","author":"Mutlu O.","year":"2013","unstructured":"O. Mutlu, \"Memory Scaling: A Systems Architecture Perspective,\" IMW, 2013."},{"key":"e_1_3_2_1_54_1","volume-title":"Research Problems and Opportunities in Memory Systems,\" SUPERFRI","author":"Mutlu O.","year":"2015","unstructured":"O. Mutlu and L. Subramanian, \"Research Problems and Opportunities in Memory Systems,\" SUPERFRI, 2015."},{"key":"e_1_3_2_1_55_1","volume-title":"Sources, Impacts and Trends,\" in ISSCC","author":"Nassif S.","year":"2000","unstructured":"S. Nassif, \"Delay Variability: Sources, Impacts and Trends,\" in ISSCC, 2000."},{"key":"e_1_3_2_1_56_1","volume-title":"O et al., \"Row-Buffer Decoupling: A Case for Low-Latency DRAM Microarchitecture,\" in ISCA","author":"S.","year":"2014","unstructured":"S. O et al., \"Row-Buffer Decoupling: A Case for Low-Latency DRAM Microarchitecture,\" in ISCA, 2014."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/2190633"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_62_1","volume-title":"Pipe-Lined Operating DRAM,\" in VLSIC","author":"Sato Y.","year":"1998","unstructured":"Y. Sato et al., \"Fast Cycle RAM (FCRAM): A 20-ns Random Row Access, Pipe-Lined Operating DRAM,\" in VLSIC, 1998."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665697"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_1_68_1","volume-title":"NUAT: A Non-Uniform Access Time Memory Controller,\" in HPCA","author":"Shin W.","year":"2014","unstructured":"W. Shin et al., \"NUAT: A Non-Uniform Access Time Memory Controller,\" in HPCA, 2014."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_73_1","volume-title":"CPU2006","author":"Standard Performance Evaluation Corp.","year":"2006","unstructured":"Standard Performance Evaluation Corp., \"SPEC CPU2006,\"mboxhttp:\/\/www.spec.org\/cpu2006."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_75_1","unstructured":"Transaction Performance Processing Council \"TPC Benchmarks \" http:\/\/www.tpc.org\/."},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337192"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237205"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","unstructured":"M. V. Wilkes \"The Memory Gap and the Future of High Performance Memories \" SIGARCH CAN 2001. 10.1145\/373574.373576","DOI":"10.1145\/373574.373576"},{"key":"e_1_3_2_1_80_1","unstructured":"Xilinx \"ML605 Hardware User Guide \" Oct. 2012."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337163"},{"key":"e_1_3_2_1_82_1","volume-title":"Virtualized ECC: Flexible Reliability in Main Memory,\" in ASPLOS","author":"Yoon D. H.","year":"2010","unstructured":"D. H. Yoon and M. Erez, \"Virtualized ECC: Flexible Reliability in Main Memory,\" in ASPLOS, 2010."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"}],"event":{"name":"SIGMETRICS '16: SIGMETRICS\/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems","location":"Antibes Juan-les-Pins France","acronym":"SIGMETRICS '16","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","IFIP"]},"container-title":["Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2896377.2901453","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2896377.2901453","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2896377.2901453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:41:52Z","timestamp":1763458912000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2896377.2901453"}},"subtitle":["Experimental Characterization, Analysis, and Optimization"],"short-title":[],"issued":{"date-parts":[[2016,6,14]]},"references-count":84,"alternative-id":["10.1145\/2896377.2901453","10.1145\/2896377"],"URL":"https:\/\/doi.org\/10.1145\/2896377.2901453","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2964791.2901453","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,6,14]]},"assertion":[{"value":"2016-06-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}