{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:54Z","timestamp":1772164074131,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":94,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,14]],"date-time":"2017-06-14T00:00:00Z","timestamp":1497398400000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["\\#1205618, \\#1213052, \\#1212962, \\#1302225, \\#1302557, \\#1317560, \\#1320478, \\#1320531, \\#1409095, \\#1409723, \\#1439021, and \\#1439057."],"award-info":[{"award-number":["\\#1205618, \\#1213052, \\#1212962, \\#1302225, \\#1302557, \\#1317560, \\#1320478, \\#1320531, \\#1409095, \\#1409723, \\#1439021, and \\#1439057."]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,14]]},"DOI":"10.1145\/2896377.2901468","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T09:57:38Z","timestamp":1465552658000},"page":"351-363","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Exploiting Core Criticality for Enhanced GPU Performance"],"prefix":"10.1145","author":[{"given":"Adwait","family":"Jog","sequence":"first","affiliation":[{"name":"College of William and Mary, Williamsburg, VA, USA"}]},{"given":"Onur","family":"Kayiran","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Sunnyvale, CA, USA"}]},{"given":"Ashutosh","family":"Pattnaik","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, PA, USA"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, PA, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich and Carnegie Mellon University, Zurich, Switzerland"}]},{"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[{"name":"Intel, Hillsboro, OR, USA"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, University Park, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522337"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540719"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"M. Arora phet al. \"Redefining the Role of the CPU in the Era of CPU-GPU Integration \" phIEEE Micro 2012. 10.1109\/MM.2012.57","DOI":"10.1109\/MM.2012.57"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337207"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"R. Ausavarungnirun phet al. \"Exploiting Inter-Warp Heterogeneity to Improve GPGPU Performance \" in phPACT 2015. 10.1109\/PACT.2015.38","DOI":"10.1109\/PACT.2015.38"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"A. Bakhoda phet al. \"Analyzing CUDA Workloads Using a Detailed GPU Simulator \" in phISPASS 2009.","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063400"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"e_1_3_2_1_10_1","volume-title":"Dynamic Instruction Scheduling Slack,\" in phKool Chips Workshop in conjunction with MICRO","author":"Casmira J.","year":"2000","unstructured":"J. Casmira and D. Grunwald, \"Dynamic Instruction Scheduling Slack,\" in phKool Chips Workshop in conjunction with MICRO, 2000."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","unstructured":"N. Chatterjee phet al. \"Managing DRAM Latency Divergence in Irregular GPGPU Applications \" in phSC 2014. 10.1109\/SC.2014.16","DOI":"10.1109\/SC.2014.16"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"A. Danalis phet al. \"The Scalable Heterogeneous Computing (SHOC) benchmark suite \" in phGPGPU 2010. 10.1145\/1735688.1735702","DOI":"10.1145\/1735688.1735702"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"R. Das phet al. \"Application-to-Core Mapping Policies to Reduce Memory System Interference in Multi-Core Systems \" in phHPCA 2013. 10.1109\/HPCA.2013.6522311","DOI":"10.1109\/HPCA.2013.6522311"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"R. Das phet al. \"Application-aware prioritization mechanisms for on-chip networks \" in phMICRO 2009. 10.1145\/1669112.1669150","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815976"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"K. Du Bois phet al. \"Criticality stacks: Identifying critical threads in parallel programs using synchronization behavior \" in phProceedings of the 40th Annual International Symposium on Computer Architecture ser. ISCA '13.\\hskip 1em plus 0.5em minus 0.4em\\relax New York NY USA: ACM. 10.1145\/2485922.2485966","DOI":"10.1145\/2485922.2485966"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"E. Ebrahimi phet al. \"Prefetch-Aware Shared Resource Management for Multi-Core Systems \" in phISCA 2011. 10.1145\/2000064.2000081","DOI":"10.1145\/2000064.2000081"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","unstructured":"E. Ebrahimi phet al. \"Parallel application memory scheduling \" in phMICRO 2011. 10.1145\/2155620.2155663","DOI":"10.1145\/2155620.2155663"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545222"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","unstructured":"B. Fields phet al. \"Focusing processor policies via critical-path prediction \" in phISCA 2001. 10.1145\/379240.379253","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"B. A. Fields phet al. \"Interaction cost and shotgun profiling \" 2004.","DOI":"10.1145\/1022969.1022971"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.01.001"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","unstructured":"M. Gebhart phet al. \"Energy-efficient Mechanisms for Managing Thread Context in Throughput Processors \" in phISCA 2011. 10.1145\/2000064.2000093","DOI":"10.1145\/2000064.2000093"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","unstructured":"S. Ghose phet al. \"Improving Memory Scheduling via Processor-Side Load Criticality Information \" in phISCA 2013. 10.1145\/2485922.2485930","DOI":"10.1145\/2485922.2485930"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","unstructured":"N. Goswami phet al. \"Power-performance Co-optimization of Throughput Core Architecture using Resistive Memory \" in phHPCA 2013. 10.1109\/HPCA.2013.6522331","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5649549"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000112"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.4"},{"key":"e_1_3_2_1_32_1","volume-title":"Caches: Modeling the Behavior of Parallel Workloads,\" in phICCD","author":"Z. Guz","year":"2010","unstructured":"Z. Guz phet al., \"Threads vs. Caches: Modeling the Behavior of Parallel Workloads,\" in phICCD, 2010."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"M. K. Jeong phet al. \"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC \" in phDAC 2012. 10.1145\/2228360.2228513","DOI":"10.1145\/2228360.2228513"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","unstructured":"W. Jia phet al. \"Characterizing and Improving the Use of Demand-fetched Caches in GPUs \" in phICS 2012. 10.1145\/2304576.2304582","DOI":"10.1145\/2304576.2304582"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","unstructured":"J. A. Joao phet al. \"Bottleneck Identification and Scheduling in Multithreaded Applications \" in phASPLOS 2012. 10.1145\/2150976.2151001","DOI":"10.1145\/2150976.2151001"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","unstructured":"J. A. Joao phet al. \"Utility-based Acceleration of Multithreaded Applications on Asymmetric CMPs \" in phISCA 2013. 10.1145\/2508148.2485936","DOI":"10.1145\/2508148.2485936"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","unstructured":"A. Jog phet al. \"Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications \" in phGPGPU 2014. 10.1145\/2576779.2576780","DOI":"10.1145\/2576779.2576780"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","unstructured":"A. Jog phet al. \"Anatomy of GPU Memory System for Multi-Application Execution \" in phMEMSYS 2015. 10.1145\/2818950.2818979","DOI":"10.1145\/2818950.2818979"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","unstructured":"A. Jog phet al. \"Orchestrated Scheduling and Prefetching for GPGPUs \" in phISCA 2013. 10.1145\/2485922.2485951","DOI":"10.1145\/2485922.2485951"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","unstructured":"I. Karlin phet al. \"Exploring Traditional and Emerging Parallel Programming Models using a Proxy Application \" in phIPDPS 2013. 10.1109\/IPDPS.2013.115","DOI":"10.1109\/IPDPS.2013.115"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523745"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","unstructured":"O. Kayiran phet al. \"Managing GPU Concurrency in Heterogeneous Architectures \" in phMICRO 2014. 10.1109\/MICRO.2014.62","DOI":"10.1109\/MICRO.2014.62"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"S. Khan phet al. \"Improving Cache Performance by Exploiting Read-Write Disparity \" in phHPCA 2014.","DOI":"10.1109\/HPCA.2014.6835954"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"H. Kim phet al. \"Bounding memory interference delay in COTS-based multi-core systems \" in phRTAS 2014.","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"e_1_3_2_1_47_1","volume-title":"A Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers,\" in phHPCA","author":"Y. Kim","year":"2010","unstructured":"Y. Kim phet al., \"ATLAS: A Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers,\" in phHPCA, 2010."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.5555\/1841511"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","unstructured":"N. B. Lakshminarayana phet al. \"DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function \" phIEEE CAL 2012. 10.1109\/L-CA.2011.32","DOI":"10.1109\/L-CA.2011.32"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","unstructured":"C. J. Lee phet al. \"Improving Memory Bank-Level Parallelism in the Presence of Prefetching \" in phMICRO 2009. 10.1145\/1669112.1669155","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","unstructured":"C. J. Lee phet al. \"Prefetch-Aware DRAM Controllers \" in phMICRO 2008. 10.1109\/MICRO.2008.4771791","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_53_1","unstructured":"C. J. Lee phet al. \"DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems \" in phHPS Technical Report.\\hskip 1em plus 0.5em minus 0.4em\\relax University of Texas at Austin 2010."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628107"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"S.-Y. Lee and C.-J. Wu \"Characterizing GPU Latency Hiding Ability \" in phISPASS 2014.","DOI":"10.1109\/ISPASS.2014.6844477"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816021"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"D. Li phet al. \"Priority-Based Cache Allocation in Throughput Processors \" in phHPCA 2015.","DOI":"10.1109\/HPCA.2015.7056024"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/1362903.1362921"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","unstructured":"S. P. Muralidhara phet al. \"Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning \" in phMICRO 2011. 10.1145\/2155620.2155664","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","unstructured":"V. Narasiman phet al. \"Improving GPU Performance via Large Warps and Two-level Warp Scheduling \" in phMICRO 2011. 10.1145\/2155620.2155656","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","unstructured":"K. J. Nesbit phet al. \"Fair Queuing Memory Systems \" in phMICRO 2006. 10.1109\/MICRO.2006.24","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_66_1","unstructured":"\\BIBentryALTinterwordspacingNVIDIA \"CUDA C\/C"},{"key":"e_1_3_2_1_67_1","unstructured":"SDK Code Samples \" 2011. http:\/\/developer.nvidia.com\/cuda-cc-sdk-code-samples\\BIBentrySTDinterwordspacing"},{"key":"e_1_3_2_1_68_1","volume-title":"NVIDIA's Next Generation CUDA Compute Architecture","author":"Fermi NVIDIA","year":"2011","unstructured":"NVIDIA, \"Fermi: NVIDIA's Next Generation CUDA Compute Architecture,\" 2011."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"G. Pekhimenko phet al. \"A Case for Toggle-Aware Compression for GPU Systems \" in phHPCA 2016.","DOI":"10.1109\/HPCA.2016.7446064"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","unstructured":"M. K. Qureshi phet al. \"A Case for MLP-Aware Cache Replacement \" ser. ISCA 2006. 10.1109\/ISCA.2006.5","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","unstructured":"N. Rafique phet al. \"Effective Management of DRAM Bandwidth in Multicore Processors \" in phPACT 2007. 10.1109\/PACT.2007.29","DOI":"10.1109\/PACT.2007.29"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","unstructured":"M. Rhu phet al. \"A Locality-Aware Memory Hierarchy for Energy-Efficient GPU Architectures \" in phMICRO 2013. 10.1145\/2540708.2540717","DOI":"10.1145\/2540708.2540717"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","unstructured":"S. Rixner \"Memory Controller Optimizations for Web Servers \" in phMICRO 2004. 10.1109\/MICRO.2004.22","DOI":"10.1109\/MICRO.2004.22"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","unstructured":"S. Rixner phet al. \"Memory Access Scheduling \" in phISCA 2000. 10.1145\/339647.339668","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","unstructured":"T. G. Rogers phet al. \"Cache-Conscious Wavefront Scheduling \" in phMICRO 2012. 10.1109\/MICRO.2012.16","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","unstructured":"V. Seshadri phet al. \"The dirty-block index \" in phISCA 2014.","DOI":"10.5555\/2665671.2665697"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523735"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290973"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","unstructured":"S. Srinivasan phet al. \"Locality vs. Criticality \" in phISCA 2001. 10.1145\/379240.379258","DOI":"10.1145\/379240.379258"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.013"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"crossref","unstructured":"S. Subramaniam phet al. \"Criticality-Based Optimizations for Efficient Load Processing \" in phHPCA 2009.","DOI":"10.1109\/HPCA.2009.4798280"},{"key":"e_1_3_2_1_83_1","volume-title":"Achieving High Performance and Fairness at Low Cost,\" in phICCD","author":"L. Subramanian","year":"2014","unstructured":"L. Subramanian phet al., \"The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,\" in phICCD, 2014."},{"key":"e_1_3_2_1_84_1","volume-title":"Balancing Performance, Fairness and Complexity in Memory Access Scheduling,\" phIEEE TPDS","author":"L. Subramanian","year":"2016","unstructured":"L. Subramanian phet al., \"BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling,\" phIEEE TPDS, 2016."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","unstructured":"M. A. Suleman phet al. \"Accelerating Critical Section Execution with Asymmetric Multi-core Architectures \" in phASPLOS 2009. 10.1145\/1508244.1508274","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"},{"key":"e_1_3_2_1_89_1","unstructured":"N. Vijaykumar phet al. \"Enabling Efficient Data Compression in GPUs \" in phISCA 2015."},{"key":"e_1_3_2_1_90_1","volume-title":"Characterization and Analysis of Dynamic Parallelism in Unstructured GPU Applications,\" in phIISWC","author":"Wang J.","year":"2014","unstructured":"J. Wang and Y. Sudhakar, \"Characterization and Analysis of Dynamic Parallelism in Unstructured GPU Applications,\" in phIISWC, 2014."},{"key":"e_1_3_2_1_91_1","volume-title":"Illinois Massively Parallel Acceleration Toolkit for image reconstruction with enhanced throughput in MRI,\" in phISBI","author":"X. L.","year":"2011","unstructured":"X. L. Wu phet al., \"Impatient MRI: Illinois Massively Parallel Acceleration Toolkit for image reconstruction with enhanced throughput in MRI,\" in phISBI, 2011."},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","unstructured":"G. Yuan phet al. \"Complexity Effective Memory Access Scheduling for Many-core Accelerator Architectures \" in phMICRO 2009. 10.1145\/1669112.1669119","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_3_2_1_94_1","volume-title":"US Patent,\"","author":"Zuravleff W. K.","year":"1997","unstructured":"W. K. Zuravleff and T. Robinson, \"Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to be Issued Out of Order, US Patent,\" 1997."}],"event":{"name":"SIGMETRICS '16: SIGMETRICS\/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems","location":"Antibes Juan-les-Pins France","acronym":"SIGMETRICS '16","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","IFIP"]},"container-title":["Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2896377.2901468","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2896377.2901468","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2896377.2901468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:41:39Z","timestamp":1763458899000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2896377.2901468"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,14]]},"references-count":94,"alternative-id":["10.1145\/2896377.2901468","10.1145\/2896377"],"URL":"https:\/\/doi.org\/10.1145\/2896377.2901468","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2964791.2901468","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,6,14]]},"assertion":[{"value":"2016-06-14","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}