{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T15:59:27Z","timestamp":1781798367357,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,30]],"date-time":"2017-05-30T00:00:00Z","timestamp":1496102400000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1318919"],"award-info":[{"award-number":["CNS-1318919"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,30]]},"DOI":"10.1145\/2897845.2897867","type":"proceedings-article","created":{"date-parts":[[2016,5,27]],"date-time":"2016-05-27T08:37:36Z","timestamp":1464338256000},"page":"353-364","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":70,"title":["Cross Processor Cache Attacks"],"prefix":"10.1145","author":[{"given":"Gorka","family":"Irazoqui","sequence":"first","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Berk","family":"Sunar","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"An introduction to the QuickPath Interconnect. http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/quick-path-interconnect-introduction-paper.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"Fix Flush and Reload in RSA. https:\/\/lists.gnupg.org\/pipermail\/gnupg-announce\/2013q3\/000329.html."},{"key":"e_1_3_2_1_3_1","unstructured":"HyperTransport Technology white paper. http:\/\/www.hypertransport.org\/docs\/wp\/ht_system_design.pdf."},{"key":"e_1_3_2_1_4_1","unstructured":"Increasing Performance and Introducing CoreLink CCI-500. https:\/\/community.arm.com\/groups\/processors\/blog\/2015\/02\/03\/extended-system-coherency--part-3--corelink-cci-500."},{"key":"e_1_3_2_1_5_1","unstructured":"Intel QuickPath Architecture. http:\/\/www.intel.com\/pressroom\/archive\/reference\/whitepaper_QuickPath.pdf."},{"key":"e_1_3_2_1_6_1","unstructured":"Introduction to AMBA 4 ACE. https:\/\/www.arm.com\/files\/pdf\/CacheCoherencyWhitepaper_6June2011.pdf."},{"key":"e_1_3_2_1_7_1","unstructured":"Transparent Page Sharing: new default setting. http:\/\/blogs.vmware.com\/security\/2014\/10."},{"key":"e_1_3_2_1_8_1","unstructured":"Verifying ARM AMBA 5 CHI Interconnect-Based SoCs Using Next-Generation VIP. http:\/\/www.synopsys.com\/Company\/Publications\/DWTB\/Pages\/dwtb-verifying-arm-amba5-chi-2014Q4.aspx."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_18"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","unstructured":"Benger N. van de Pol J. Smart N. P. and Yarom Y. \"ooh aah... just a little bit\" : A small amount of side channel can go a long way. In Cryptographic Hardware and Embedded Systems - CHES 2014 - 16th International Workshop Busan South Korea September 23--26 2014. Proceedings (2014) pp. 75--92. 10.1007\/978-3-662-44709-3_5","DOI":"10.1007\/978-3-662-44709-3_5"},{"key":"e_1_3_2_1_13_1","volume-title":"Cache-timing attacks on AES","author":"Bernstein D. J.","year":"2004","unstructured":"Bernstein, D. J. Cache-timing attacks on AES, 2004. URL: http:\/\/cr.yp.to\/papers.html#cachetiming."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_3_2_1_16_1","unstructured":"Cornero M. and Anyuru A. Multiprocessing in mobile platforms: the marketing and the reality. http:\/\/etn.se\/images\/expert\/FD-SOI-eQuad-white-paper.pdf."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23264"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_19_1","volume-title":"Practical Memory Deduplication Attacks in Sandboxed Javascript. In ESORICS 2015","author":"Gruss D.","year":"2015","unstructured":"Gruss, D., Bidner, D., and Mangard, S. Practical Memory Deduplication Attacks in Sandboxed Javascript. In ESORICS 2015 (2015)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831200"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_22_1","unstructured":"G\u00fclmezoglu B. Inci M. S. Apecechea G. I. Eisenbarth T. and Sunar B. A faster and more realistic flush"},{"key":"e_1_3_2_1_23_1","first-page":"111","volume-title":"COSADE 2015","author":"AES.","year":"2015","unstructured":"reload attack on AES. In Constructive Side-Channel Analysis and Secure Design - 6th International Workshop, COSADE 2015 (2015), pp. 111--126."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/882488.884165"},{"key":"e_1_3_2_1_25_1","unstructured":"Inci M. S. Gulmezoglu B. Irazoqui G. Eisenbarth T. and Sunar B. Seriously get off my cloud! Cross-VM RSA Key Recovery in a Public Cloud. Cryptology ePrint Archive Report 2015\/898 2015. http:\/\/eprint.iacr.org\/."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"e_1_3_2_1_27_1","first-page":"299","volume-title":"Cross-VM Attack on AES. In RAID","author":"Irazoqui G.","year":"2014","unstructured":"Irazoqui, G., Inci, M. S., Eisenbarth, T., and Sunar, B. Wait a Minute! A fast, Cross-VM Attack on AES. In RAID (2014), pp. 299--319."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714576.2714625"},{"key":"e_1_3_2_1_29_1","volume-title":"ARMageddon: Last-Level Cache Attacks on Mobile Devices. ArXiv e-prints (Nov","author":"Lipp M.","year":"2015","unstructured":"Lipp, M., Gruss, D., Spreitzer, R., and Mangard, S. ARMageddon: Last-Level Cache Attacks on Mobile Devices. ArXiv e-prints (Nov. 2015)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_32_1","volume-title":"Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel","author":"Page D.","year":"2002","unstructured":"Page, D. Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel, 2002."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831201"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2362793.2362802"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831202"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2671225.2671271"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.31"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660356"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"}],"event":{"name":"ASIA CCS '16: ACM Asia Conference on Computer and Communications Security","location":"Xi'an China","acronym":"ASIA CCS '16","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897845.2897867","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897845.2897867","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897845.2897867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:20:28Z","timestamp":1763457628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897845.2897867"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,30]]},"references-count":41,"alternative-id":["10.1145\/2897845.2897867","10.1145\/2897845"],"URL":"https:\/\/doi.org\/10.1145\/2897845.2897867","relation":{},"subject":[],"published":{"date-parts":[[2016,5,30]]},"assertion":[{"value":"2016-05-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}