{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T18:13:09Z","timestamp":1780078389960,"version":"3.54.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T00:00:00Z","timestamp":1496620800000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":["20134321"],"award-info":[{"award-number":["20134321"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1436827"],"award-info":[{"award-number":["CCF-1436827"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["3002565073"],"award-info":[{"award-number":["3002565073"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["3002565073"],"award-info":[{"award-number":["3002565073"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2897972","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T16:14:10Z","timestamp":1464192850000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":88,"title":["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms"],"prefix":"10.1145","author":[{"given":"Young-kyu","family":"Choi","sequence":"first","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhenman","family":"Fang","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuchen","family":"Hao","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peng","family":"Wei","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Alpha Data ADM-PCIE-7V3 datasheet.\" {Online}. Available: http:\/\/www.alpha-data.com\/pdfs\/adm-pcie-7v3.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"\"SDAccel development environment.\" {Online}. Available: http:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html"},{"key":"e_1_3_2_1_3_1","unstructured":"B. Brech et al. \"IBM Data Engine for NoSQL - Power Systems Edition \" IBM Systems Group Tech. Rep. 2015."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.36"},{"key":"e_1_3_2_1_5_1","volume-title":"Exploring architectural heterogeneity in intelligent vision systems,\" in HPCA","author":"Chandramoorthy N.","year":"2015","unstructured":"N. Chandramoorthy et al., \"Exploring architectural heterogeneity in intelligent vision systems,\" in HPCA, 2015."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.27"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2648668.2648744"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2430671"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744794"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2687356"},{"key":"e_1_3_2_1_11_1","volume-title":"Sept","volume":"4","author":"Goldhammer A.","year":"2008","unstructured":"A. Goldhammer et al., \"Understanding performance of PCI express systems,\" Xilinx WP350, Sept, vol. 4, 2008."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel \"Accelerator abstraction layer software programmer's guide.\""},{"key":"e_1_3_2_1_13_1","unstructured":"Intel \"Intel quickpath interconnect fpga core cache interface specification.\""},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859562"},{"key":"e_1_3_2_1_15_1","first-page":"63","article-title":"Nvidia's next generation CUDA compute architecture: FERMI","volume":"26","year":"2009","unstructured":"Nvidia, \"Nvidia's next generation CUDA compute architecture: FERMI,\" Comput. Syst, vol. 26, pp. 63--72, 2009.","journal-title":"Comput. Syst"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"P. Rogers \"Heterogeneous system architecture overview \" in Hot Chips 2013.","DOI":"10.1109\/HOTCHIPS.2013.7478286"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/nbt1486"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"e_1_3_2_1_20_1","volume-title":"Demystifying gpu microarchitecture through microbenchmarking,\" in ISPASS","author":"Wong H.","year":"2010","unstructured":"H. Wong et al., \"Demystifying gpu microarchitecture through microbenchmarking,\" in ISPASS, 2010."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840926"}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","location":"Austin Texas","acronym":"DAC '16"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2897972","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2897972","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2897972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:30:35Z","timestamp":1763458235000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2897972"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":21,"alternative-id":["10.1145\/2897937.2897972","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2897972","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}