{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:38Z","timestamp":1750306358375,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2897991","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs"],"prefix":"10.1145","author":[{"given":"Miguel Angel","family":"Aguilar","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerd","family":"Ascheid","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis Gabriel","family":"Murillo","sequence":"additional","affiliation":[{"name":"Silexica Software Solutions GmbH, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Silexica Software Solutions GmbH. {Online} Available http:\/\/www.silexica.com (accessed 10\/2015).  Silexica Software Solutions GmbH. {Online} Available http:\/\/www.silexica.com (accessed 10\/2015)."},{"key":"e_1_3_2_1_2_1","unstructured":"OpenMP Application Programming Interface. Version 4.0. {Online} http:\/\/www.openmp.org July 2013.  OpenMP Application Programming Interface. Version 4.0. {Online} http:\/\/www.openmp.org July 2013."},{"key":"e_1_3_2_1_3_1","unstructured":"The OpenACC Application Programming Interface. Version 2.0. {Online} http:\/\/www.openacc.org June 2013.  The OpenACC Application Programming Interface. Version 2.0. {Online} http:\/\/www.openacc.org June 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363654"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629563"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. CPC","author":"Hayashi A.","year":"2012","unstructured":"A. Hayashi Oscar parallelizing compiler and API for real-time heterogeneous multicores . In Proc. CPC 2012 . A. Hayashi et al. Oscar parallelizing compiler and API for real-time heterogeneous multicores. In Proc. CPC 2012."},{"key":"e_1_3_2_1_10_1","unstructured":"C. Lee. UTDSP Benchmark. {Online} http:\/\/www.eecg.toronto.edu\/corinna\/DSP\/infrastructure\/UTDSP.html.  C. Lee. UTDSP Benchmark. {Online} http:\/\/www.eecg.toronto.edu\/corinna\/DSP\/infrastructure\/UTDSP.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40698-0_7"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2449994"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11454-5_15"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11454-5_16"},{"key":"e_1_3_2_1_15_1","volume-title":"OpenMPCon: Developers Conference","author":"Stotzer E.","year":"2015","unstructured":"E. Stotzer . Towards using OpenMP in embedded systems . OpenMPCon: Developers Conference , September 2015 . E. Stotzer. Towards using OpenMP in embedded systems. OpenMPCon: Developers Conference, September 2015."},{"key":"e_1_3_2_1_16_1","unstructured":"Texas Instruments. 66AK2H14\/12\/06 Multicore DSP+ARM Keystone II System-On-Chip (SoC).  Texas Instruments. 66AK2H14\/12\/06 Multicore DSP+ARM Keystone II System-On-Chip (SoC)."},{"key":"e_1_3_2_1_17_1","unstructured":"Texas Instruments. OpenMP accelerator model: Known issues and limitations. {Online} http:\/\/processors.wiki.ti.com\/index.php\/OpenMP Accelerator Model 0.3.3.  Texas Instruments. OpenMP accelerator model: Known issues and limitations. {Online} http:\/\/processors.wiki.ti.com\/index.php\/OpenMP Accelerator Model 0.3.3."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542496"}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","acronym":"DAC '16","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2897991","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2897991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:09Z","timestamp":1750222569000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2897991"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":15,"alternative-id":["10.1145\/2897937.2897991","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2897991","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}