{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T20:55:22Z","timestamp":1777928122809,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":56,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T00:00:00Z","timestamp":1496620800000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2897996","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T16:14:10Z","timestamp":1464192850000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":46,"title":["CLEAR"],"prefix":"10.1145","author":[{"given":"Eric","family":"Cheng","sequence":"first","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahrzad","family":"Mirkhani","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukasz G.","family":"Szafaryn","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yong","family":"Cher","sequence":"additional","affiliation":[{"name":"IBM Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungmin","family":"Cho","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mircea R.","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klas","family":"Lilja","sequence":"additional","affiliation":[{"name":"Robust Chip, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[{"name":"IBM Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{Amusan 09} Amusan O. A. \"Effects of single-event-induced charge sharing in sub-100nm bulk CMOS technologies \" Vanderbilt University Dissertation 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"{Ando 03} Ando H. et al. \"A 1.3-GHz fifth-generation SPARC64 microprocessor \" IEEE Journal Solid-State Circuits 2003.","DOI":"10.1145\/776008.776010"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"{Bosilca 09} Bosilca G. et al. \"Algorithmic based fault tolerance applied to high performance computing \" Journal of Parallel and Distributed Computing 2009. 10.1016\/j.jpdc.2008.12.002","DOI":"10.1016\/j.jpdc.2008.12.002"},{"key":"e_1_3_2_1_6_1","volume-title":"Reliability Physics Symp.","author":"Bottoni C.","year":"2014","unstructured":"{Bottoni 14} Bottoni, C., et al., \"Heavy ions test result on a 65nm sparc-v8 radiation-hard microprocessor,\" IEEE Intl. Reliability Physics Symp., 2014."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"{Bowman 09} Bowman K. A. et al. \"Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance \" IEEE Journal Solid-State Circuits 2009.","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"{Bowman 11} Bowman K. A. et al. \"A 45 nm resilient microprocessor core for dynamic variation tolerance \" IEEE Journal Solid-State Circuits 2011.","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_3_2_1_9_1","volume-title":"2014 update,\" Supercomputing Frontiers and Innovations","author":"Cappello F.","year":"2014","unstructured":"{Cappello 14} Cappello, F., et al., \"Toward exascale resilience: 2014 update,\" Supercomputing Frontiers and Innovations, 2014."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871178"},{"key":"e_1_3_2_1_11_1","volume-title":"Numerically stable real number codes based on random matrices,\" Lecture Notes in Computer Science","author":"Chen Z.","year":"2005","unstructured":"{Chen 05} Chen, Z. and J. Dongarra, \"Numerically stable real number codes based on random matrices,\" Lecture Notes in Computer Science, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897996"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"{Cho 13} Cho H. et al. \"Quantitative evaluation of soft error injection techniques for robust system design \" ACM\/EDAC\/IEEE Design Automation Conf. 2013. 10.1145\/2463209.2488859","DOI":"10.1145\/2463209.2488859"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"{Cho 15} Cho H. et al. \"Understanding soft errors in uncore components \" ACM\/EDAC\/IEEE Design Automation Conf. 2015. 10.1145\/2744769.2744923","DOI":"10.1145\/2744769.2744923"},{"key":"e_1_3_2_1_15_1","unstructured":"{DARPA} DARPA PERFECT benchmark suite http:\/\/hpc.pnl.gov\/PERFECT."},{"key":"e_1_3_2_1_16_1","unstructured":"{Davis 09} Davis J. D. C. P. Thacker and C. Chang \"BEE3: revitalizing computer architecture research \" Microsoft Tech. Rep. 2009."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871177"},{"key":"e_1_3_2_1_18_1","volume-title":"Reliability Physics Symp.","author":"Gill B., N.","year":"2009","unstructured":"{Gill 09} Gill, B., N. Seifert, and V. Zia, \"Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node,\" IEEE Intl. Reliability Physics Symp., 2009."},{"key":"e_1_3_2_1_19_1","volume-title":"Reliability Physics Symp.","author":"Gupta M. S.","year":"2014","unstructured":"{Gupta 14} Gupta, M. S., et al., \"Cross-layer system resilience at affordable power,\" IEEE Intl. Reliability Physics Symp., 2014."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2354410.2355132"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596683"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_2_1_24_1","volume-title":"Reliability Physics Symp.","author":"Lee H.-H. K.","year":"2010","unstructured":"{Lee 10} Lee, H.-H. K., et al., \"LEAP: layout design through error-aware transistor positioning for soft-error resilient sequential cell design,\" IEEE Intl. Reliability Physics Symp., 2010."},{"key":"e_1_3_2_1_25_1","unstructured":"{Leon} Aeroflex G. \"Leon3 processor \" http:\/\/www.gaisler.com."},{"key":"e_1_3_2_1_26_1","author":"Lilja K.","year":"2013","unstructured":"{Lilja 13} Lilja, K., et al., \"Single-event performance and layout optimization of flip-flops in a 28-nm bulk technology,\" IEEE Trans. Nuclear Science, 2013.","journal-title":"Trans. Nuclear Science"},{"key":"e_1_3_2_1_27_1","author":"Lin D.","year":"2014","unstructured":"{Lin 14} Lin, D., et al., \"Effective post-silicon validation of system-on-chips using quick error detection,\" IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2014.","journal-title":"Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"e_1_3_2_1_29_1","author":"Mahatme N. N.","year":"2013","unstructured":"{Mahatme 13} Mahatme, N. N., et al., \"Impact of supply voltage and frequency on the soft error rates of logic circuits,\" IEEE Trans. Nuclear Science, 2013.","journal-title":"Trans. Nuclear Science"},{"key":"e_1_3_2_1_30_1","author":"Meaney P. J.","year":"2005","unstructured":"{Meaney 05} Meaney, P. J., et al., \"IBM z990 soft error detection and recovery,\" IEEE Trans. Device and Materials Reliability, 2005.","journal-title":"Trans. Device and Materials Reliability"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_3_2_1_32_1","author":"Michalak S. E.","year":"2012","unstructured":"{Michalak 12} Michalak, S. E., et al., \"Assessment of the impact of cosmicray-induced neutrons on hardware in the roadrunner supercomputer,\" IEEE Trans. Device and Materials Reliability, 2012.","journal-title":"Trans. Device and Materials Reliability"},{"key":"e_1_3_2_1_33_1","volume-title":"Detailed soft error vulnerability analysis using synthetic benchmarks,\" IEEE VLSI Test Symp","author":"Mirkhani S., B.","year":"2015","unstructured":"{Mirkhani 15a} Mirkhani, S., B. Samynathan, and J. A. Abraham, \"Detailed soft error vulnerability analysis using synthetic benchmarks,\" IEEE VLSI Test Symp., 2015."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"{Mirkhani 15b} Mirkhani S. et al. \"Efficient soft error vulnerability estimation of complex designs \" Design Automation & Test in Europe 2015.","DOI":"10.5555\/2755753.2755776"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","unstructured":"{Mitra 05} Mitra S. et al. \"Robust system design with built-in soft error resilience \" IEEE Computer 2005. 10.1109\/MC.2005.70","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_3_2_1_36_1","volume-title":"Symp. VLSI Technology, Systems and Applications","author":"Mitra S.","year":"2014","unstructured":"{Mitra 14} Mitra, S., et al., \"The resilience wall: cross-layer solution strategies,\" Intl. Symp. VLSI Technology, Systems and Applications, 2014."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.54836"},{"key":"e_1_3_2_1_38_1","author":"Oh N., P. P.","year":"2002","unstructured":"{Oh 02a} Oh, N., P. P. Shirvani, and E. J. McCluskey, \"Control flow checking by software signatures,\" IEEE Trans. Reliability, 2002.","journal-title":"Trans. Reliability"},{"key":"e_1_3_2_1_39_1","author":"Oh N., P. P.","year":"2002","unstructured":"{Oh 02b} Oh, N., P. P. Shirvani, and E. J. McCluskey, \"Error detection by duplicated instructions in super-scalar processors,\" IEEE Trans. Reliability, 2002.","journal-title":"Trans. Reliability"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"{Pawlowski 14} Pawlowski R. et al. \"Characterization of radiation-induced SRAM and logic soft errors from 0.33V to 1.0V in 65 nm CMOS \" IEEE Custom Integrated Circuits Conf. 2014.","DOI":"10.1109\/CICC.2014.6946138"},{"key":"e_1_3_2_1_41_1","unstructured":"{Pedram 12} Pedram M. et al. \"Report for the NSF workshop on cross-layer power optimization and management \" NSF 2012."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346195"},{"key":"e_1_3_2_1_43_1","volume-title":"IEEE\/IFIP Intl. Conf. Dependable Systems & Networks","author":"Ramachandran P.","year":"2008","unstructured":"{Ramachandran 08} Ramachandran, P., et al., \"Statistical fault injection,\" IEEE\/IFIP Intl. Conf. Dependable Systems & Networks, 2008."},{"key":"e_1_3_2_1_44_1","volume-title":"Conf. Dependable Systems & Networks","author":"Using","year":"2008","unstructured":"{Sahoo 08} Sahoo S. K., et al., \"Using likely program invariants to detect hardware errors,\" IEEE\/IFIP Intl. Conf. Dependable Systems & Networks, 2008."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","unstructured":"{Sanda 08} Sanda P. N. et al. \"Soft-error resilience of the IBM POWER6 processor \" IBM Journal of Research and Development 2008. 10.1147\/rd.523.0275","DOI":"10.1147\/rd.523.0275"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.44"},{"key":"e_1_3_2_1_47_1","volume-title":"Reliability Physics Symp.","author":"Seifert N.","year":"2010","unstructured":"{Seifert 10} Seifert, N., et al., \"On the radiation-induced soft error performance of hardened sequential element in advanced bulk CMOS technologies,\" IEEE Intl. Reliability Physics Symp., 2010."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"{Seifert 12} Seifert N. et al. \"Soft error susceptibilities of 22 nm tri-gate devices \" IEEE Trans. Nuclear Science 2012.","DOI":"10.1109\/TNS.2012.2218128"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","unstructured":"{Sinharoy 11} Sinharoy B. et al. \"IBM POWER7 multicore server processor \" IBM Journal of Research and Development 2011. 10.1147\/JRD.2011.2127330","DOI":"10.1147\/JRD.2011.2127330"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"},{"key":"e_1_3_2_1_51_1","unstructured":"{Synopsys} Synopsys Inc. Synopsys design suite."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.207595"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","location":"Austin Texas","acronym":"DAC '16"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2897996","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2897996","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2897996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:30:54Z","timestamp":1763458254000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2897996"}},"subtitle":["<u>C<\/u>\n                    ross\n                    <u>-L<\/u>\n                    ayer\n                    <u>E<\/u>\n                    xploration for\n                    <u>A<\/u>\n                    rchitecting\n                    <u>R<\/u>\n                    esilience - Combining hardware and software techniques to tolerate soft errors in processor cores"],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":56,"alternative-id":["10.1145\/2897937.2897996","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2897996","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}