{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:38Z","timestamp":1750306358598,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["13J04647,26280014"],"award-info":[{"award-number":["13J04647,26280014"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898016","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient transistor-level timing yield estimation via line sampling"],"prefix":"10.1145","author":[{"given":"Hiromitsu","family":"Awano","sequence":"first","affiliation":[{"name":"Kyoto University, Yoshida-honmachi, Sakyo, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[{"name":"Kyoto University, Yoshida-honmachi, Sakyo, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"issue":"4","key":"e_1_3_2_1_1_1","first-page":"658","article-title":"The impact of intrinsic device fluctuations on CMOS SRAM cell stability","volume":"36","author":"Bhavnagarwala A.","year":"2001","unstructured":"A. Bhavnagarwala , X. Tang , and J. Meindl , \" The impact of intrinsic device fluctuations on CMOS SRAM cell stability ,\" IEEE TCAD , vol. 36 , no. 4 , pp. 658 -- 665 , 2001 . A. Bhavnagarwala, X. Tang, and J. Meindl, \"The impact of intrinsic device fluctuations on CMOS SRAM cell stability,\" IEEE TCAD, vol. 36, no. 4, pp. 658--665, 2001.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"e_1_3_2_1_3_1","first-page":"322","article-title":"Breaking the simulation barrier: SRAM evaluation through norm minimization","author":"Dolecek L.","year":"2008","unstructured":"L. Dolecek , M. Qazi , D. Shah , and A. Chandrakasan , \" Breaking the simulation barrier: SRAM evaluation through norm minimization ,\" in ICCAD , 2008 , pp. 322 -- 329 . L. Dolecek, M. Qazi, D. Shah, and A. Chandrakasan, \"Breaking the simulation barrier: SRAM evaluation through norm minimization,\" in ICCAD, 2008, pp. 322--329.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_4_1","first-page":"703","article-title":"Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis","author":"Katayama K.","year":"2010","unstructured":"K. Katayama , S. Hagiwara , H. Tsutsui , H. Ochi , and T. Sato , \" Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis ,\" in ICCAD , 2010 , pp. 703 -- 708 . K. Katayama, S. Hagiwara, H. Tsutsui, H. Ochi, and T. Sato, \"Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis,\" in ICCAD, 2010, pp. 703--708.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024769"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"e_1_3_2_1_7_1","unstructured":"\"NVIDIA Kepler Architecture.\" {Online}. Available: http:\/\/www.nvidia.com\/object\/nvidia-kepler.html  \"NVIDIA Kepler Architecture.\" {Online}. Available: http:\/\/www.nvidia.com\/object\/nvidia-kepler.html"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049042"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0266-8920(01)00019-4"},{"key":"e_1_3_2_1_11_1","first-page":"324","article-title":"Fast Statistical Analysis of Rare Circuit Failure Events via Subset Simulation in High-dimensional Variation Space","author":"Sun S.","year":"2014","unstructured":"S. Sun and X. Li , \" Fast Statistical Analysis of Rare Circuit Failure Events via Subset Simulation in High-dimensional Variation Space ,\" in ICCAD , 2014 , pp. 324 -- 331 . S. Sun and X. Li, \"Fast Statistical Analysis of Rare Circuit Failure Events via Subset Simulation in High-dimensional Variation Space,\" in ICCAD, 2014, pp. 324--331.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.probengmech.2004.05.004"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.strusafe.2006.07.010"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228562"},{"key":"e_1_3_2_1_16_1","first-page":"33.3.1","volume-title":"Analysis of transistor characteristics in distribution tails beyond \u00b15.4&sigma","author":"Mizutani T.","year":"2013","unstructured":"T. Mizutani , A. Kumar , and T. Hiramoto , \" Analysis of transistor characteristics in distribution tails beyond \u00b15.4&sigma ; of 11 billion transistors,\" in IEDM , Dec 2013 , pp. 33.3.1 -- 33.3.4 . T. Mizutani, A. Kumar, and T. Hiramoto, \"Analysis of transistor characteristics in distribution tails beyond \u00b15.4σ of 11 billion transistors,\" in IEDM, Dec 2013, pp. 33.3.1--33.3.4."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2010.06.007"},{"key":"e_1_3_2_1_18_1","first-page":"677","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"Brglez F.","year":"1985","unstructured":"F. Brglez and H. Fujiwara , \" A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran ,\" in ISCAS , 1985 , pp. 677 -- 692 . F. Brglez and H. Fujiwara, \"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,\" in ISCAS, 1985, pp. 677--692.","journal-title":"ISCAS"}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","acronym":"DAC '16","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898016","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:09Z","timestamp":1750222569000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":18,"alternative-id":["10.1145\/2897937.2898016","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898016","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}