{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:46:46Z","timestamp":1784918806807,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898020","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Exploiting design-for-debug for flexible SoC security architecture"],"prefix":"10.1145","author":[{"given":"Abhishek","family":"Basak","sequence":"first","affiliation":[{"name":"Case Western Reserve Univ., Cleveland, OH"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.1982.10014"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2590296.2590337"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2012.2204249"},{"key":"e_1_3_2_1_4_1","volume-title":"A Flexible Architecture for Systematic Implementation of SoC Security Policies,\" in IEEE ICCAD","author":"Basak A.","year":"2015","unstructured":"A. Basak , S. Bhunia , and S. Ray , \" A Flexible Architecture for Systematic Implementation of SoC Security Policies,\" in IEEE ICCAD , 2015 . A. Basak, S. Bhunia, and S. Ray, \"A Flexible Architecture for Systematic Implementation of SoC Security Policies,\" in IEEE ICCAD, 2015."},{"key":"e_1_3_2_1_5_1","article-title":"IIPS: Infrastructure IP for Secure SoC Design","author":"Wang X.","year":"2014","unstructured":"X. Wang , Y. Zheng , A. Basak , and S. Bhunia , \" IIPS: Infrastructure IP for Secure SoC Design ,\" IEEE Transaction on Computers , 2014 . X. Wang, Y. Zheng, A. Basak, and S. Bhunia, \"IIPS: Infrastructure IP for Secure SoC Design,\" IEEE Transaction on Computers, 2014.","journal-title":"IEEE Transaction on Computers"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"B. Vermueulen \"Design-for-Debug To Address Next-Generation SoC Debug Concerns \" in IEEE ITC 2007.  B. Vermueulen \"Design-for-Debug To Address Next-Generation SoC Debug Concerns \" in IEEE ITC 2007.","DOI":"10.1109\/TEST.2007.4437683"},{"key":"e_1_3_2_1_7_1","unstructured":"\"CoreSight On-chip Trace & Debug Architecture www.arm.com.\"  \"CoreSight On-chip Trace & Debug Architecture www.arm.com.\""},{"key":"e_1_3_2_1_8_1","volume-title":"Security Policy Enforcement in Modern SoC Designs,\" in IEEE ICCAD","author":"Ray S.","year":"2015","unstructured":"S. Ray and Y. Jin , \" Security Policy Enforcement in Modern SoC Designs,\" in IEEE ICCAD , 2015 . S. Ray and Y. Jin, \"Security Policy Enforcement in Modern SoC Designs,\" in IEEE ICCAD, 2015."},{"key":"e_1_3_2_1_9_1","unstructured":"\"ModelSim - Leading Simulation and Debugging www.mentor.com.\"  \"ModelSim - Leading Simulation and Debugging www.mentor.com.\""},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2754896"},{"key":"e_1_3_2_1_11_1","volume-title":"On enhancing the debug architecture of a system-on-chip (SoC) to detect software attacks,\" in IEEE DFTS","author":"Backer J.","year":"2015","unstructured":"J. Backer , D. Hely , and R. Karri , \" On enhancing the debug architecture of a system-on-chip (SoC) to detect software attacks,\" in IEEE DFTS , 2015 . J. Backer, D. Hely, and R. Karri, \"On enhancing the debug architecture of a system-on-chip (SoC) to detect software attacks,\" in IEEE DFTS, 2015."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744830"},{"key":"e_1_3_2_1_13_1","volume-title":"Secure Design-for-Debug for Systems-on-Chip,\" in IEEE ITC","author":"Backer J.","year":"2015","unstructured":"J. Backer and R. Karri , \" Secure Design-for-Debug for Systems-on-Chip,\" in IEEE ITC , 2015 . J. Backer and R. Karri, \"Secure Design-for-Debug for Systems-on-Chip,\" in IEEE ITC, 2015."}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","location":"Austin Texas","acronym":"DAC '16"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898020","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:09Z","timestamp":1750222569000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":13,"alternative-id":["10.1145\/2897937.2898020","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898020","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}