{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:33:23Z","timestamp":1771706003920,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Research Grants Council","award":["14209214"],"award-info":[{"award-number":["14209214"]}]},{"DOI":"10.13039\/501100007156","name":"Innovation and Technology Commission","doi-asserted-by":"publisher","award":["IT3\/068\/14"],"award-info":[{"award-number":["IT3\/068\/14"]}],"id":[{"id":"10.13039\/501100007156","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898038","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":50,"title":["Legalization algorithm for multiple-row height standard cell design"],"prefix":"10.1145","author":[{"given":"Wing-Kai","family":"Chow","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, Hong Kong"}]},{"given":"Chak-Wa","family":"Pui","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, Hong Kong"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. SPIE","author":"Baek S.-H.","year":"2008","unstructured":"S.-H. Baek , H.-Y. Kim , Y.-K. Lee , D.-Y. Jin , S.-C. Park and J.-D. Cho , \"Ultra High Density Standard Cell Library Using Multi-Height Cell Structure,\" in Proc. SPIE , 2008 S.-H. Baek, H.-Y. Kim, Y.-K. Lee, D.-Y. Jin, S.-C. Park and J.-D. Cho, \"Ultra High Density Standard Cell Library Using Multi-Height Cell Structure,\" in Proc. SPIE, 2008"},{"key":"e_1_3_2_1_2_1","unstructured":"T. R. Gheewala M. J. Colwell H. H. Yang D. G. Breid \"Dual-height Cell with Variable Width Power Rail Architecture \" in US Patent US6838713 2005  T. R. Gheewala M. J. Colwell H. H. Yang D. G. Breid \"Dual-height Cell with Variable Width Power Rail Architecture \" in US Patent US6838713 2005"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925792"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981084"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"e_1_3_2_1_7_1","unstructured":"D. Hill \"Method and System for High Speed Detailed Placement of Cells Within Integrated Circuit Designs \" in US Patent US6370673 2002  D. Hill \"Method and System for High Speed Detailed Placement of Cells Within Integrated Circuit Designs \" in US Patent US6370673 2002"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ICCAD","author":"Min P.","year":"2005","unstructured":"P. Min , N. Viswanathan , C. Chu , \"An Efficient and Effective Detailed Placement Algorithm,\" in Proc. ICCAD , 2005 P. Min, N. Viswanathan, C. Chu, \"An Efficient and Effective Detailed Placement Algorithm,\" in Proc. ICCAD, 2005"},{"key":"e_1_3_2_1_9_1","volume-title":"ASPDAC","author":"Kahng A. B.","year":"1999","unstructured":"A. B. Kahng , P. Tucker and A. Zelikovsky , \" Optimization of Linear Placements for Wirelength Minimization with Free Sites,\" in Proc . ASPDAC , 1999 A. B. Kahng, P. Tucker and A. Zelikovsky, \"Optimization of Linear Placements for Wirelength Minimization with Free Sites,\" in Proc. ASPDAC, 1999"},{"key":"e_1_3_2_1_10_1","volume-title":"Detailed Placement Algorithm for VLSI Design with Double-Row Height Standard Cells,\" in IEEE TCAD:35","author":"Wu G.","year":"2016","unstructured":"G. Wu and C. Chu , \" Detailed Placement Algorithm for VLSI Design with Double-Row Height Standard Cells,\" in IEEE TCAD:35 , 2016 G. Wu and C. Chu, \"Detailed Placement Algorithm for VLSI Design with Double-Row Height Standard Cells,\" in IEEE TCAD:35, 2016"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560523"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593120"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","location":"Austin Texas","acronym":"DAC '16"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898038","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:09Z","timestamp":1750222569000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898038"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":13,"alternative-id":["10.1145\/2897937.2898038","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898038","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}