{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:08Z","timestamp":1750306328881,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"German Excellence Initiative"},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["01IS13022E"],"award-info":[{"award-number":["01IS13022E"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"name":"German Academic Exchange Service"},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["DR287\/29-1"],"award-info":[{"award-number":["DR287\/29-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898069","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Precise error determination of approximated components in sequential circuits with model checking"],"prefix":"10.1145","author":[{"given":"Arun","family":"Chandrasekharan","sequence":"first","affiliation":[{"name":"University of Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, EPFL, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[{"name":"University of Bremen, Germany and Cyber Physical Systems, DFKI GmbH, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"University of Bremen, Germany and Cyber Physical Systems, DFKI GmbH, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIME.2013.9"},{"key":"e_1_3_2_1_2_1","first-page":"321","volume-title":"Test and Applications","author":"Breuer M.","year":"2004","unstructured":"M. Breuer . Determining error rate in error tolerant vlsi chips. In Electronic Design , Test and Applications , pages 321 -- 326 , Jan 2004 . M. Breuer. Determining error rate in error tolerant vlsi chips. In Electronic Design, Test and Applications, pages 321--326, Jan 2004."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011276507260"},{"key":"e_1_3_2_1_5_1","first-page":"125","volume-title":"Int'l Conf. on Formal Methods in CAD","author":"Een N.","year":"2011","unstructured":"N. Een , A. Mishchenko , and R. Brayton . Efficient implementation of property directed reachability . In Int'l Conf. on Formal Methods in CAD , pages 125 -- 134 , 2011 . N. Een, A. Mishchenko, and R. Brayton. Efficient implementation of property directed reachability. In Int'l Conf. on Formal Methods in CAD, pages 125--134, 2011."},{"volume-title":"Chair for Embedded Systems - Karlsruhe Institute of Technology","year":"2015","key":"e_1_3_2_1_6_1","unstructured":"GeAr-ApproxAdderLib. Chair for Embedded Systems - Karlsruhe Institute of Technology , 2015 . http:\/\/ces.itec.kit.edu\/1025.php. GeAr-ApproxAdderLib. Chair for Embedded Systems - Karlsruhe Institute of Technology, 2015. http:\/\/ces.itec.kit.edu\/1025.php."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.21"},{"volume-title":"The international sat competitions","year":"2014","key":"e_1_3_2_1_8_1","unstructured":"http:\/\/www.satcompetition.org\/. The international sat competitions , 2014 . http:\/\/www.satcompetition.org\/. The international sat competitions, 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561978"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509516"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.68"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Automation and Test in Europe","author":"Ranjan A.","year":"2014","unstructured":"A. Ranjan , A. Raha , S. Venkataramani , K. Roy , and A. Raghunathan . Aslan: Synthesis of approximate sequential circuits. In Design , Automation and Test in Europe , pages 1 -- 6 , March 2014 . A. Ranjan, A. Raha, S. Venkataramani, K. Roy, and A. Raghunathan. Aslan: Synthesis of approximate sequential circuits. In Design, Automation and Test in Europe, pages 1--6, March 2014."},{"key":"e_1_3_2_1_14_1","first-page":"145","volume-title":"Int'l Conf. on Formal Methods in CAD","author":"Savoj H.","year":"2010","unstructured":"H. Savoj , D. Berthelot , A. Mishchenko , and R. Brayton . Combinational techniques for sequential equivalence checking . In Int'l Conf. on Formal Methods in CAD , pages 145 -- 149 , 2010 . H. Savoj, D. Berthelot, A. Mishchenko, and R. Brayton. Combinational techniques for sequential equivalence checking. In Int'l Conf. on Formal Methods in CAD, pages 145--149, 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"e_1_3_2_1_16_1","first-page":"957","volume-title":"Automation and Test in Europe","author":"Shin D.","year":"2010","unstructured":"D. Shin and S. Gupta . Approximate logic synthesis for error tolerant applications. In Design , Automation and Test in Europe , pages 957 -- 960 , March 2010 . D. Shin and S. Gupta. Approximate logic synthesis for error tolerant applications. In Design, Automation and Test in Europe, pages 957--960, March 2010."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428057"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485615"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132474"},{"key":"e_1_3_2_1_21_1","volume-title":"Yosys - Yosys Open SYnthesis Suite","author":"Wolf C.","year":"2015","unstructured":"C. Wolf . Yosys - Yosys Open SYnthesis Suite , 2015 . http:\/\/www.clifford.at\/yosys\/about.html. C. Wolf. Yosys - Yosys Open SYnthesis Suite, 2015. http:\/\/www.clifford.at\/yosys\/about.html."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755938"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561838"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382630"},{"key":"e_1_3_2_1_25_1","first-page":"69","volume-title":"ISIC '09. Proceedings of the 2009 12th International Symposium on","author":"Zhu N.","year":"2009","unstructured":"N. Zhu , W. L. Goh , and K. S. Yeo . An enhanced low-power high-speed adder for error-tolerant application. In Integrated Circuits , ISIC '09. Proceedings of the 2009 12th International Symposium on , pages 69 -- 72 , Dec 2009 . N. Zhu, W. L. Goh, and K. S. Yeo. An enhanced low-power high-speed adder for error-tolerant application. In Integrated Circuits, ISIC '09. Proceedings of the 2009 12th International Symposium on, pages 69--72, Dec 2009."}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","acronym":"DAC '16","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898069","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:54:36Z","timestamp":1750222476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898069"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":25,"alternative-id":["10.1145\/2897937.2898069","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898069","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}