{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:45:19Z","timestamp":1767771919087,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898097","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["StitchUp"],"prefix":"10.1145","author":[{"given":"Shane T.","family":"Fleming","sequence":"first","affiliation":[{"name":"Imperial College London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David B.","family":"Thomas","sequence":"additional","affiliation":[{"name":"Imperial College London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138739"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593200"},{"key":"e_1_3_2_1_5_1","volume-title":"White Paper","author":"Feist T.","year":"2012","unstructured":"T. Feist . Vivado design suite . White Paper , 2012 . T. Feist. Vivado design suite. White Paper, 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266452"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523658"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.75"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.63"},{"key":"e_1_3_2_1_13_1","first-page":"202","volume-title":"Architectures and Processors (ASAP), 2015","author":"Shastri A.","year":"2015","unstructured":"A. Shastri , G. Stitt , and E. Riccio . A scheduling and binding heuristic for high-level synthesis of fault-tolerant fpga applications. In Application-specific Systems , Architectures and Processors (ASAP), 2015 IEEE, pages 202 -- 209 . IEEE, 2015 . A. Shastri, G. Stitt, and E. Riccio. A scheduling and binding heuristic for high-level synthesis of fault-tolerant fpga applications. In Application-specific Systems, Architectures and Processors (ASAP), 2015 IEEE, pages 202--209. IEEE, 2015."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.258"},{"key":"e_1_3_2_1_15_1","volume-title":"In Proceedings of the Workshop on System Effects of Logic Soft Errors. Citeseer","author":"Wong V.","year":"2006","unstructured":"V. Wong and M. Horowitz . Soft error resilience of probabilistic inference applications . In In Proceedings of the Workshop on System Effects of Logic Soft Errors. Citeseer , 2006 . V. Wong and M. Horowitz. Soft error resilience of probabilistic inference applications. In In Proceedings of the Workshop on System Effects of Logic Soft Errors. Citeseer, 2006."}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","acronym":"DAC '16","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898097","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:54:36Z","timestamp":1750222476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898097"}},"subtitle":["automatic control flow protection for high level synthesis circuits"],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":15,"alternative-id":["10.1145\/2897937.2898097","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898097","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}