{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:03:21Z","timestamp":1766066601158,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Chongqing Research Program","award":["cstc2014yykfB40007"],"award-info":[{"award-number":["cstc2014yykfB40007"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402059,61472052"],"award-info":[{"award-number":["61402059,61472052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National 863 Programs","award":["2015AA015304,2013AA013202"],"award-info":[{"award-number":["2015AA015304,2013AA013202"]}]},{"name":"Fundamental Research Funds for the Central Universities","award":["CDJZR185502"],"award-info":[{"award-number":["CDJZR185502"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898106","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM"],"prefix":"10.1145","author":[{"given":"Huizhang","family":"Luo","sequence":"first","affiliation":[{"name":"Chongqing University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[{"name":"Oklahoma State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[{"name":"Chongqing University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[{"name":"Chongqing University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Reliable, low energy write operation for 1T-1MTJ STT-RAM bitcells with negative bitline technique,\" IEEE TVLSI","author":"Farkhani H.","year":"2015","unstructured":"H. Farkhani , A. Peiravi , and F. Moradi , \" Reliable, low energy write operation for 1T-1MTJ STT-RAM bitcells with negative bitline technique,\" IEEE TVLSI , 2015 . H. Farkhani, A. Peiravi, and F. Moradi, \"Reliable, low energy write operation for 1T-1MTJ STT-RAM bitcells with negative bitline technique,\" IEEE TVLSI, 2015."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_5_1","unstructured":"W.-K. Cheng and Y.-H. Ciou \"A data migration approach for L1 cache design with SRAM and volatile STT-RAM \" in ICS 2014 vol. 274 p. 246.  W.-K. Cheng and Y.-H. Ciou \"A data migration approach for L1 cache design with SRAM and volatile STT-RAM \" in ICS 2014 vol. 274 p. 246."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593220"},{"key":"e_1_3_2_1_7_1","first-page":"83","article-title":"Ternary cache: Three-valued MLC STT-RAM caches","author":"Hong S.","year":"2014","unstructured":"S. Hong , J. Lee , and S. Kim , \" Ternary cache: Three-valued MLC STT-RAM caches ,\" in ICCD 2014 , pp. 83 -- 89 . S. Hong, J. Lee, and S. Kim, \"Ternary cache: Three-valued MLC STT-RAM caches,\" in ICCD 2014, pp. 83--89.","journal-title":"ICCD"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2764905"},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions","author":"Ishigaki T.","year":"2010","unstructured":"T. Ishigaki , T. Kawahara , R. Takemura , K. Ono , K. Ito , H. Matsuoka , and H. Ohno , \" A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions ,\" in VLSI 2010 , pp. 1 -- 6 . T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, and H. Ohno, \"A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions,\" in VLSI 2010, pp. 1--6.","journal-title":"VLSI"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3049617"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522322"},{"issue":"6","key":"e_1_3_2_1_12_1","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"Huai Y.","year":"2008","unstructured":"Y. Huai , \" Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects ,\" AAPPS Bulletin , vol. 18 , no. 6 , pp. 33 -- 40 , 2008 . Y. Huai, \"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects,\" AAPPS Bulletin, vol. 18, no. 6, pp. 33--40, 2008.","journal-title":"AAPPS Bulletin"},{"key":"e_1_3_2_1_13_1","first-page":"1109","article-title":"Access scheme of multi-level cell spin-transfer torque random access memory and its optimization","author":"Chen Y.","year":"2010","unstructured":"Y. Chen , X. Wang , W. Zhu , H. Li , Z. Sun , G. Sun , and Y. Xie , \" Access scheme of multi-level cell spin-transfer torque random access memory and its optimization ,\" in MWSCAS 2010 , pp. 1109 -- 1112 . Y. Chen, X. Wang, W. Zhu, H. Li, Z. Sun, G. Sun, and Y. Xie, \"Access scheme of multi-level cell spin-transfer torque random access memory and its optimization,\" in MWSCAS 2010, pp. 1109--1112.","journal-title":"MWSCAS"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.69"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.8"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"e_1_3_2_1_18_1","first-page":"471","article-title":"STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view","author":"Zhang Y.","year":"2011","unstructured":"Y. Zhang , X. Wang , and Y. Chen , \" STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view ,\" in ICCAD 2011 , pp. 471 -- 477 . Y. Zhang, X. Wang, and Y. Chen, \"STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view,\" in ICCAD 2011, pp. 471--477.","journal-title":"ICCAD"},{"issue":"6","key":"e_1_3_2_1_19_1","first-page":"1","article-title":"DFSTT-MRAM: dual functional STT-MRAM cell structure for reliability enhancement and 3-D MLC functionality","volume":"50","author":"Kang W.","year":"2014","unstructured":"W. Kang , W. Zhao , Z. Wang , Y. Zhang , J.-O. Klein , C. Chappert , Y. Zhang , and D. Ravelosona , \" DFSTT-MRAM: dual functional STT-MRAM cell structure for reliability enhancement and 3-D MLC functionality ,\" IEEE Transactions on Magnetics , vol. 50 , no. 6 , pp. 1 -- 7 , 2014 . W. Kang, W. Zhao, Z. Wang, Y. Zhang, J.-O. Klein, C. Chappert, Y. Zhang, and D. Ravelosona, \"DFSTT-MRAM: dual functional STT-MRAM cell structure for reliability enhancement and 3-D MLC functionality,\" IEEE Transactions on Magnetics, vol. 50, no. 6, pp. 1--7, 2014.","journal-title":"IEEE Transactions on Magnetics"},{"key":"e_1_3_2_1_20_1","first-page":"480","article-title":"Lower-bits cache for low power STT-RAM caches","author":"Ahn J.","year":"2012","unstructured":"J. Ahn and K. Choi , \" Lower-bits cache for low power STT-RAM caches ,\" in ISCAS 2012 , pp. 480 -- 483 . J. Ahn and K. Choi, \"Lower-bits cache for low power STT-RAM caches,\" in ISCAS 2012, pp. 480--483.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"e_1_3_2_1_22_1","first-page":"429","article-title":"Unleashing the potential of MLC STT-RAM caches","author":"Bi X.","year":"2013","unstructured":"X. Bi , M. Mao , D. Wang , and H. Li , \" Unleashing the potential of MLC STT-RAM caches ,\" in ICCAD 2013 , pp. 429 -- 436 . X. Bi, M. Mao, D. Wang, and H. Li, \"Unleashing the potential of MLC STT-RAM caches,\" in ICCAD 2013, pp. 429--436.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.15"}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","acronym":"DAC '16","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898106","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:54:37Z","timestamp":1750222477000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":24,"alternative-id":["10.1145\/2897937.2898106","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898106","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}