{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:51Z","timestamp":1761648351623,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2898107","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis"],"prefix":"10.1145","author":[{"given":"Mathias","family":"Soeken","sequence":"first","affiliation":[{"name":"EPFL, Switzerland"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2535680.2535683"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485531"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233531"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2015.21"},{"key":"e_1_3_2_1_10_1","first-page":"95","volume-title":"RC","author":"Chattopadhyay A.","year":"2014","unstructured":"A. Chattopadhyay , S. Majumder , C. Chandak , and N. Chowdhury . Constructive reversible logic synthesis for Boolean functions with special properties . In RC , pages 95 -- 110 . 2014 . A. Chattopadhyay, S. Majumder, C. Chandak, and N. Chowdhury. Constructive reversible logic synthesis for Boolean functions with special properties. In RC, pages 95--110. 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.144"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017215"},{"key":"e_1_3_2_1_13_1","volume-title":"A surface code quantum computer in silicon. Science Advances, 1(9)","author":"Hill C. D.","year":"2015","unstructured":"C. D. Hill , E. Peretz , S. J. Hile , M. G. House , M. Fuechsle , S. Rogge , M. Y. Simmons , and L. C. L. Hollenberg . A surface code quantum computer in silicon. Science Advances, 1(9) , 2015 . C. D. Hill, E. Peretz, S. J. Hile, M. G. House, M. Fuechsle, S. Rogge, M. Y. Simmons, and L. C. L. Hollenberg. A surface code quantum computer in silicon. Science Advances, 1(9), 2015."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.87.012310"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2014.26"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2564923"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847911"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2006.35"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"e_1_3_2_1_20_1","volume-title":"Reed-Muller Workshop","author":"Mishchenko A.","year":"2001","unstructured":"A. Mishchenko and M. Perkowski . Fast heuristic minimization of exclusive-sums-of-products . Reed-Muller Workshop , 2001 . A. Mishchenko and M. Perkowski. Fast heuristic minimization of exclusive-sums-of-products. Reed-Muller Workshop, 2001."},{"key":"e_1_3_2_1_21_1","volume-title":"Quantum Computation and Quantum Information","author":"Nielsen M. A.","year":"2000","unstructured":"M. A. Nielsen and I. L. Chuang . Quantum Computation and Quantum Information . Cambridge University Press , New York, NY, USA , 2000 . M. A. Nielsen and I. L. Chuang. Quantum Computation and Quantum Information. Cambridge University Press, New York, NY, USA, 2000."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.5"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431220"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2009.5291282"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795293172"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29517-1_6"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jsc.2015.03.002"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786982"},{"key":"e_1_3_2_1_30_1","first-page":"526","article-title":"A two-qubit logic gate in silicon","author":"Veldhorst M.","year":"2015","unstructured":"M. Veldhorst , C. H. Yang , J. C. C. Hwang , W. Huang , J. P. Dehollain , J. T. Muhonen , S. Simmons , A. Laucht , F. E. Hudson , K. M. Itoh , A. Morello , and A. S. Dzurak . A two-qubit logic gate in silicon . Nature , 526 , 2015 . M. Veldhorst, C. H. Yang, J. C. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen, S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak. A two-qubit logic gate in silicon. Nature, 526, 2015.","journal-title":"Nature"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119829"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"e_1_3_2_1_33_1","first-page":"904","volume-title":"DATE","author":"Zhang R.","year":"2004","unstructured":"R. Zhang , P. Gupta , L. Zhong , and N. K. Jha . Synthesis and optimization of threshold logic networks with application to nanotechnologies . In DATE , pages 904 -- 909 , 2004 . R. Zhang, P. Gupta, L. Zhong, and N. K. Jha. Synthesis and optimization of threshold logic networks with application to nanotechnologies. In DATE, pages 904--909, 2004."}],"event":{"name":"DAC '16: The 53rd Annual Design Automation Conference 2016","acronym":"DAC '16","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898107","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2898107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:54:37Z","timestamp":1750222477000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2898107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":33,"alternative-id":["10.1145\/2897937.2898107","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2898107","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}