{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:09Z","timestamp":1750306329838,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,5]],"date-time":"2016-06-05T00:00:00Z","timestamp":1465084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006445","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1017778, CCF-1162267"],"award-info":[{"award-number":["CCF-1017778, CCF-1162267"]}],"id":[{"id":"10.13039\/100006445","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2012-TJ-2234"],"award-info":[{"award-number":["2012-TJ-2234"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,5]]},"DOI":"10.1145\/2897937.2905016","type":"proceedings-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T20:14:10Z","timestamp":1464207250000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture"],"prefix":"10.1145","author":[{"given":"Deepashree","family":"Sengupta","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Mishra","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,5]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MDT.2006.53"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1016\/j.microrel.2004.03.019"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1233501.1233601"},{"key":"e_1_3_2_1_4_1","first-page":"4.4.1","volume-title":"IEDM","author":"Grasser T.","year":"2010","unstructured":"T. Grasser advances in understanding the bias temperature instability,\" in Proc . IEDM , 2010 , pp. 4.4.1 -- 4.4.4 . T. Grasser et al., \"Recent advances in understanding the bias temperature instability,\" in Proc. IEDM, 2010, pp. 4.4.1--4.4.4."},{"key":"e_1_3_2_1_5_1","first-page":"26","volume-title":"IRPS","author":"Kaczer B.","year":"2010","unstructured":"B. Kaczer NBTI variability in deeply scaled pFETs,\" in Proc . IRPS , 2010 , pp. 26 -- 32 . B. Kaczer et al., \"Origin of NBTI variability in deeply scaled pFETs,\" in Proc. IRPS, 2010, pp. 26--32."},{"key":"e_1_3_2_1_6_1","volume-title":"ASP-DAC","author":"Matsumoto T.","year":"2015","unstructured":"T. Matsumoto of random telegraph noise on CMOS logic circuit reliability,\" in Proc . ASP-DAC , 2015 . T. Matsumoto et al., \"Impact of random telegraph noise on CMOS logic circuit reliability,\" in Proc. ASP-DAC, 2015."},{"issue":"9","key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","first-page":"1116","DOI":"10.1109\/T-ED.1984.21674","article-title":"Lucky-electron model of channel electron injection in MOSFETs","volume":"31","author":"Tam S.","year":"1984","unstructured":"S. Tam , \" Lucky-electron model of channel electron injection in MOSFETs ,\" IEEE Trans. Electron Devices , vol. D-31 , no. 9 , pp. 1116 -- 1125 , Sep. 1984 . S. Tam et al., \"Lucky-electron model of channel electron injection in MOSFETs,\" IEEE Trans. Electron Devices, vol. D-31, no. 9, pp. 1116--1125, Sep. 1984.","journal-title":"IEEE Trans. Electron Devices"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/TDMR.2005.860560"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/TDMR.2007.901180"},{"key":"e_1_3_2_1_10_1","first-page":"3","volume-title":"IOLTS","author":"Lorenz D.","year":"2009","unstructured":"D. Lorenz analysis of circuit timing considering NBTI and HCI,\" in Proc . IOLTS , 2009 , pp. 3 -- 8 . D. Lorenz et al., \"Aging analysis of circuit timing considering NBTI and HCI,\" in Proc. IOLTS, 2009, pp. 3--8."},{"key":"e_1_3_2_1_11_1","first-page":"591","article-title":"The impact of hot carriers on timing in large circuits","author":"Fang J.","year":"2012","unstructured":"J. Fang and S. S. Sapatnekar , \" The impact of hot carriers on timing in large circuits ,\" in Proc. ASP-DAC , 2012 , pp. 591 -- 596 . J. Fang and S. S. Sapatnekar, \"The impact of hot carriers on timing in large circuits,\" in Proc. ASP-DAC, 2012, pp. 591--596.","journal-title":"Proc. ASP-DAC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1147\/rd.462.0287"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TVLSI.2011.2119500"},{"key":"e_1_3_2_1_14_1","first-page":"698","volume-title":"ICCAD","author":"Chopra K.","year":"2010","unstructured":"K. Chopra statistical approach for full-chip gate-oxide reliability analysis,\" in Proc . ICCAD , 2010 , pp. 698 -- 705 . K. Chopra et al., \"A statistical approach for full-chip gate-oxide reliability analysis,\" in Proc. ICCAD, 2010, pp. 698--705."},{"key":"e_1_3_2_1_15_1","first-page":"638","volume-title":"ISQED","author":"Fang J.","year":"2010","unstructured":"J. Fang and S. S. Sapatnekar , \" Scalable methods for the analysis and optimization of gate oxide breakdown,\" in Proc . ISQED , 2010 , pp. 638 -- 645 . J. Fang and S. S. Sapatnekar, \"Scalable methods for the analysis and optimization of gate oxide breakdown,\" in Proc. ISQED, 2010, pp. 638--645."},{"key":"e_1_3_2_1_16_1","first-page":"689","article-title":"Accounting for inherent circuit resilience and process variations in analyzing gate oxide reliability","author":"Fang J.","year":"2011","unstructured":"J. Fang and S. S. Sapatnekar , \" Accounting for inherent circuit resilience and process variations in analyzing gate oxide reliability ,\" in Proc. ASP-DAC , 2011 , pp. 689 -- 694 . J. Fang and S. S. Sapatnekar, \"Accounting for inherent circuit resilience and process variations in analyzing gate oxide reliability,\" in Proc. ASP-DAC, 2011, pp. 689--694.","journal-title":"Proc. ASP-DAC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2463209.2488842"},{"key":"e_1_3_2_1_18_1","first-page":"3D","volume-title":"IRPS","author":"Jain P.","year":"2013","unstructured":"P. Jain and topologically aware electromigration analysis for clock skew,\" in Proc . IRPS , 2013 , pp. 3D .4.1--3D.4.8:6. P. Jain et al., \"Stochastic and topologically aware electromigration analysis for clock skew,\" in Proc. IRPS, 2013, pp. 3D.4.1--3D.4.8:6."},{"key":"e_1_3_2_1_19_1","first-page":"478","volume-title":"ICCAD","author":"Amrouch H.","year":"2014","unstructured":"H. Amrouch interdependencies of aging mechanisms,\" in Proc . ICCAD , 2014 , pp. 478 -- 485 . H. Amrouch et al., \"Towards interdependencies of aging mechanisms,\" in Proc. ICCAD, 2014, pp. 478--485."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/1278480.1278574"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/TDMR.2002.805119"},{"key":"e_1_3_2_1_22_1","first-page":"730","volume-title":"ICCAD","author":"Kang K.","year":"2007","unstructured":"K. Kang of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance,\" in Proc . ICCAD , 2007 , pp. 730 -- 734 . K. Kang et al., \"Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance,\" in Proc. ICCAD, 2007, pp. 730--734."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/1687399.1687429"},{"key":"e_1_3_2_1_24_1","first-page":"7","volume-title":"IRPS","author":"Reisinger H.","year":"2010","unstructured":"H. Reisinger statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress,\" in Proc . IRPS , May 2010 , pp. 7 -- 15 . H. Reisinger et al., \"The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress,\" in Proc. IRPS, May 2010, pp. 7--15."},{"key":"e_1_3_2_1_25_1","first-page":"4A","volume-title":"IRPS","author":"M.","year":"2011","unstructured":"M. Toledano-Luque et al., \"Response of a single trap to AC negative bias temperature stress,\" in Proc . IRPS , Apr. 2011 , pp. 4A .2.1--4A.2.8. M. Toledano-Luque et al., \"Response of a single trap to AC negative bias temperature stress,\" in Proc. IRPS, Apr. 2011, pp. 4A.2.1--4A.2.8."},{"key":"e_1_3_2_1_26_1","first-page":"3.1","volume-title":"IRPS","author":"Kaczer B.","year":"2011","unstructured":"B. Kaczer approach to variability of bias temperature instability in circuit simulations,\" in Proc . IRPS , 2011 , pp. XT. 3.1 -- XT.3.5. B. Kaczer et al., \"Atomistic approach to variability of bias temperature instability in circuit simulations,\" in Proc. IRPS, 2011, pp. XT.3.1 -- XT.3.5."},{"key":"e_1_3_2_1_27_1","first-page":"R2.1","volume-title":"IRPS","author":"Fang J.","year":"2012","unstructured":"J. Fang and S. S. Sapatnekar , \" Understanding the impact of transistor-level BTI variability,\" in Proc . IRPS , 2012 , pp. C R2.1 -- CR2.6. J. Fang and S. S. Sapatnekar, \"Understanding the impact of transistor-level BTI variability,\" in Proc. IRPS, 2012, pp. CR2.1 -- CR2.6."},{"key":"e_1_3_2_1_28_1","first-page":"284","article-title":"Adaptive techniques for overcoming performance degradation due to aging in digital circuits","author":"Kumar S. V.","year":"2009","unstructured":"S. V. Kumar , \" Adaptive techniques for overcoming performance degradation due to aging in digital circuits ,\" in Proc. ASP-DAC , 2009 , pp. 284 -- 289 . S. V. Kumar et al., \"Adaptive techniques for overcoming performance degradation due to aging in digital circuits,\" in Proc. ASP-DAC, 2009, pp. 284--289.","journal-title":"Proc. ASP-DAC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1109\/TCAD.2010.2100531"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1109\/JSSC.2008.917502"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1109\/JSSC.2010.2040125"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1109\/TCSII.2010.2067810"},{"key":"e_1_3_2_1_33_1","first-page":"167","volume-title":"DDECS","author":"Iizuka T.","year":"2010","unstructured":"T. Iizuka all-digital on-chip monitor for PMOS and NMOS process variability and aging effects,\" in Proc . DDECS , 2010 , pp. 167 -- 172 . T. Iizuka et al., \"Buffer-ring-based all-digital on-chip monitor for PMOS and NMOS process variability and aging effects,\" in Proc. DDECS, 2010, pp. 167--172."},{"key":"e_1_3_2_1_34_1","first-page":"633","volume-title":"ISQED","author":"Chan T. B.","year":"2012","unstructured":"T. B. Chan : A novel performance monitoring methodology based on design-dependent ring oscillators,\" in Proc . ISQED , 2012 , pp. 633 -- 640 . T. B. Chan et al., \"DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators,\" in Proc. ISQED, 2012, pp. 633--640."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1145\/1514932.1514973"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1145\/2429384.2429543"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"e_1_3_2_1_38_1","first-page":"492","article-title":"Scheduled voltage scaling for increasing lifetime in the presence of NBTI","author":"Zhang L.","year":"2009","unstructured":"L. Zhang and R. P. Dick , \" Scheduled voltage scaling for increasing lifetime in the presence of NBTI ,\" in Proc. ASP-DAC , 2009 , pp. 492 -- 497 . L. Zhang and R. P. Dick, \"Scheduled voltage scaling for increasing lifetime in the presence of NBTI,\" in Proc. ASP-DAC, 2009, pp. 492--497.","journal-title":"Proc. ASP-DAC"},{"key":"e_1_3_2_1_39_1","first-page":"430","article-title":"Predicting circuit aging using ring oscillators","author":"Sengupta D.","year":"2014","unstructured":"D. Sengupta and S. S. Sapatnekar , \" Predicting circuit aging using ring oscillators ,\" in Proc. ASP-DAC , 2014 , pp. 430 -- 435 . D. Sengupta and S. S. Sapatnekar, \"Predicting circuit aging using ring oscillators,\" in Proc. ASP-DAC, 2014, pp. 430--435.","journal-title":"Proc. ASP-DAC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_40_1","DOI":"10.5555\/2691365.2691464"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_41_1","DOI":"10.5555\/1509456.1509597"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_42_1","DOI":"10.1109\/VTS.2007.22"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_43_1","DOI":"10.1145\/1403375.1403590"},{"key":"e_1_3_2_1_44_1","first-page":"276","volume-title":"ISCA","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan case for lifetime reliability-aware microprocessors,\" in Proc . ISCA , 2004 , pp. 276 -- 287 . J. Srinivasan et al., \"The case for lifetime reliability-aware microprocessors,\" in Proc. ISCA, 2004, pp. 276--287."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_45_1","DOI":"10.1109\/MICRO.2008.4771785"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_46_1","DOI":"10.1145\/2380445.2380514"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_47_1","DOI":"10.1145\/2463209.2488754"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_48_1","DOI":"10.1145\/2744769.2744849"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_49_1","DOI":"10.1109\/ISQED.2006.73"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_50_1","DOI":"10.1109\/TVLSI.2011.2109973"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_51_1","DOI":"10.1109\/MICRO.2010.37"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_52_1","DOI":"10.1109\/MICRO.2007.32"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_53_1","DOI":"10.1109\/ISCA.2008.30"},{"key":"e_1_3_2_1_54_1","first-page":"271","article-title":"GNOMO: Greater-than-NOMinal Vdd Operation for BTI mitigation","author":"Gupta S.","year":"2012","unstructured":"S. Gupta and S. S. Sapatnekar , \" GNOMO: Greater-than-NOMinal Vdd Operation for BTI mitigation ,\" in Proc. ASP-DAC , 2012 , pp. 271 -- 276 . S. Gupta and S. S. Sapatnekar, \"GNOMO: Greater-than-NOMinal Vdd Operation for BTI mitigation,\" in Proc. ASP-DAC, 2012, pp. 271--276.","journal-title":"Proc. ASP-DAC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_55_1","DOI":"10.1145\/2491477.2491482"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_56_1","DOI":"10.1145\/1870109.1870112"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_57_1","DOI":"10.1109\/TCSII.2012.2188457"},{"key":"e_1_3_2_1_58_1","volume-title":"Hotpower","author":"Dhiman G.","year":"2008","unstructured":"G. Dhiman of dynamic voltage scaling for system level energy management,\" in Proc . Hotpower , 2008 . G. Dhiman et al., \"Analysis of dynamic voltage scaling for system level energy management,\" in Proc. Hotpower, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_59_1","DOI":"10.1109\/L-CA.2012.32"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_60_1","DOI":"10.1145\/2593069.2593162"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_61_1","DOI":"10.1145\/1669112.1669169"}],"event":{"acronym":"DAC '16","name":"DAC '16: The 53rd Annual Design Automation Conference 2016","location":"Austin Texas"},"container-title":["Proceedings of the 53rd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2905016","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2897937.2905016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:54:37Z","timestamp":1750222477000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2897937.2905016"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,5]]},"references-count":61,"alternative-id":["10.1145\/2897937.2905016","10.1145\/2897937"],"URL":"https:\/\/doi.org\/10.1145\/2897937.2905016","relation":{},"subject":[],"published":{"date-parts":[[2016,6,5]]},"assertion":[{"value":"2016-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}