{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:51Z","timestamp":1763724351985,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2902966","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"87-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["MCFRoute 2.0"],"prefix":"10.1145","author":[{"given":"Xiaotao","family":"Jia","sequence":"first","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China"}]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China"}]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Tsinghua University, Beijing, China"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"CSE Department, The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"232","author":"Chen S.-H.","year":"2007","unstructured":"S.-H. Chen , K.-C. Chu , J.-Y. Lin , and C.-H. Tsai , \"DFM\/ DFY practices during physical designs for timing, signal integrity, and power,\" in ASPDAC , 2007 , pp. 232 -- 237 . S.-H. Chen, K.-C. Chu, J.-Y. Lin, and C.-H. Tsai, \"DFM\/DFY practices during physical designs for timing, signal integrity, and power,\" in ASPDAC, 2007, pp. 232--237.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118376"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233631"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353656"},{"key":"e_1_3_2_1_5_1","first-page":"468","author":"Lei C.-K.","year":"2009","unstructured":"C.-K. Lei , P.-Y. Chiang , and Y.-M. Lee , \"Post-routing redundant via insertion with wire spreading capability,\" in ASPDAC , 2009 , pp. 468 -- 473 . C.-K. Lei, P.-Y. Chiang, and Y.-M. Lee, \"Post-routing redundant via insertion with wire spreading capability,\" in ASPDAC, 2009, pp. 468--473.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_6_1","first-page":"633","author":"Lin S.-T.","year":"2011","unstructured":"S.-T. Lin , K.-Y. Lee , T.-C. Wang , C.-K. Koh , and K.-Y. Chao , \"Simultaneous redundant via insertion and line end extension for yield optimization,\" in ASPDAC , 2011 , pp. 633 -- 638 . S.-T. Lin, K.-Y. Lee, T.-C. Wang, C.-K. Koh, and K.-Y. Chao, \"Simultaneous redundant via insertion and line end extension for yield optimization,\" in ASPDAC, 2011, pp. 633--638.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_7_1","first-page":"544","volume-title":"Electromigration-aware redundant via insertion,\" in ASPDAC","author":"Pak J.","year":"2015","unstructured":"J. Pak , B. Yu , and D. Z. Pan , \" Electromigration-aware redundant via insertion,\" in ASPDAC , 2015 , pp. 544 -- 549 . J. Pak, B. Yu, and D. Z. Pan, \"Electromigration-aware redundant via insertion,\" in ASPDAC, 2015, pp. 544--549."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120927"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057696"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917597"},{"key":"e_1_3_2_1_11_1","first-page":"657","author":"Lin C.-T.","year":"2010","unstructured":"C.-T. Lin , Y.-H. Lin , G.-C. Su , and Y.-L. Li , \"Dead via minimization by simultaneous routing and redundant via insertion,\" in ASPDAC , 2010 , pp. 657 -- 662 . C.-T. Lin, Y.-H. Lin, G.-C. Su, and Y.-L. Li, \"Dead via minimization by simultaneous routing and redundant via insertion,\" in ASPDAC, 2010, pp. 657--662.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_12_1","unstructured":"\"LEF\/DEF language reference \" http:\/\/www.ispd.cc\/contests\/14\/web\/doc\/lefdefref.pdf.  \"LEF\/DEF language reference \" http:\/\/www.ispd.cc\/contests\/14\/web\/doc\/lefdefref.pdf."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332368"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629999"},{"key":"e_1_3_2_1_15_1","first-page":"397","volume-title":"MCFRoute: a detailed router based on multi-commodity flow method,\" in ICCAD","author":"Jia X.","year":"2014","unstructured":"X. Jia , Y. Cai , Q. Zhou , G. Chen , Z. Li , and Z. Li , \" MCFRoute: a detailed router based on multi-commodity flow method,\" in ICCAD , 2014 , pp. 397 -- 404 . X. Jia, Y. Cai, Q. Zhou, G. Chen, Z. Li, and Z. Li, \"MCFRoute: a detailed router based on multi-commodity flow method,\" in ICCAD, 2014, pp. 397--404."},{"key":"e_1_3_2_1_16_1","unstructured":"Gurobi Optimization Inc. \"Gurobi optimizer reference manual \" http:\/\/www.gurobi.com 2014.  Gurobi Optimization Inc. \"Gurobi optimizer reference manual \" http:\/\/www.gurobi.com 2014."},{"key":"e_1_3_2_1_17_1","unstructured":"\"Cadence SOC Encounter \" http:\/\/www.cadence.com.  \"Cadence SOC Encounter \" http:\/\/www.cadence.com."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902966","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902966"}},"subtitle":["A Redundant Via Insertion Enhanced Concurrent Detailed Router"],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":17,"alternative-id":["10.1145\/2902961.2902966","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2902966","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}