{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:28Z","timestamp":1750306288896,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. DoE Office of Science Advanced Scientific Computing Research"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2902977","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"197-202","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Reducing Soft-error Vulnerability of Caches using Data Compression"],"prefix":"10.1145","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[{"name":"Oak Ridge National Laboratory, Oak Ridge, TN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory, Oak Ridge, TN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.490893"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"e_1_3_2_1_4_1","unstructured":"J. F. Ziegler phet al. phSER--history Trends and Challenges: A Guide for Designing with Memory ICs. 1em plus 0.5em minus 0.4em Cypress 2004.  J. F. Ziegler phet al. phSER--history Trends and Challenges: A Guide for Designing with Memory ICs. 1em plus 0.5em minus 0.4em Cypress 2004."},{"key":"e_1_3_2_1_5_1","unstructured":"S. S. Mukherjee phet al. \"Cache scrubbing in microprocessors: Myth or necessity?\" PRDC 2004.   S. S. Mukherjee phet al. \"Cache scrubbing in microprocessors: Myth or necessity?\" PRDC 2004."},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Explaining cache SER anomaly using DUE AVF measurement","author":"Biswas A.","year":"2010","journal-title":"HPCA"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435788"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_9_1","unstructured":"W. Zhang phet al. \"ICR: In-Cache Replication for Enhancing Data Cache Reliability \" in DSN 2003.  W. Zhang phet al. \"ICR: In-Cache Replication for Enhancing Data Cache Reliability \" in DSN 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878956"},{"key":"e_1_3_2_1_11_1","first-page":"173","article-title":"Flexicache: Highly reliable and low power cache under supply voltage scaling","author":"G.","year":"2014","journal-title":"High Performance Computing"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013273"},{"key":"e_1_3_2_1_14_1","unstructured":"B. T. Gold phet al. \"Mitigating multi-bit soft errors in L1 caches using last-store prediction \" in ASGI 2007.  B. T. Gold phet al. \"Mitigating multi-bit soft errors in L1 caches using last-store prediction \" in ASGI 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"S. Mittal \"A survey of architectural techniques for improving cache power efficiency \" SUSCOM 2014.  S. Mittal \"A survey of architectural techniques for improving cache power efficiency \" SUSCOM 2014.","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"e_1_3_2_1_17_1","unstructured":"S. S. Mukherjee phet al. \"A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor \" in MICRO 2003.   S. S. Mukherjee phet al. \"A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor \" in MICRO 2003."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"M. Poremba etal \"DESTINY: A Tool for Modeling Emerging 3D NVM and eDRAM caches \" DATE 2015.   M. Poremba et al. \"DESTINY: A Tool for Modeling Emerging 3D NVM and eDRAM caches \" DATE 2015.","DOI":"10.7873\/DATE.2015.0733"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.12"},{"key":"e_1_3_2_1_22_1","first-page":"216","article-title":"Energy-efficient Spin-Transfer Torque RAM cache exploiting additional all-zero-data flags","author":"J.","year":"2013","journal-title":"ISQED"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902977","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":22,"alternative-id":["10.1145\/2902961.2902977","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2902977","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}