{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:54:14Z","timestamp":1763459654315,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T00:00:00Z","timestamp":1495065600000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1217738"],"award-info":[{"award-number":["1217738"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2902979","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T14:21:10Z","timestamp":1463149270000},"page":"403-408","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Offline Frequent Value Encoding for Energy-Efficient MLC\/TLC Non-volatile Memories"],"prefix":"10.1145","author":[{"given":"Ali","family":"Alsuwaiyan","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"International Technology Roadmap for Semiconductors \" 2011."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_3_1","volume-title":"Intl. Electron Devices Meeting","author":"I.","year":"2004","unstructured":"I. Baek phet al., \"Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses,\" in Proc. Intl. Electron Devices Meeting, 2004."},{"volume-title":"Metal--oxide RRAM,\" phProceedings of the IEEE","author":"Wong H.-S.","key":"e_1_3_2_1_4_1","unstructured":"H.-S. Wong et al., \"Metal--oxide RRAM,\" phProceedings of the IEEE, vol. 100, no. 6, 2012."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616829"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2770287.2770300"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228374"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_3_2_1_10_1","volume-title":"Intl. Conference on Computer Design","author":"D.","year":"2013","unstructured":"D. Niu phet al., \"Low power multi-level-cell resistive memory design with incomplete data mapping,\" in Proc. Intl. Conference on Computer Design, 2013."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581894"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1457255.1457256"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950867"},{"key":"e_1_3_2_1_15_1","volume-title":"Symposium on VLSI Technology","author":"D.-H.","year":"2008","unstructured":"D.-H. Kang phet al., \"Two-bit cell operation in diode-switch phase change memory cells with 90nm technology,\" in Proc. Symposium on VLSI Technology, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593220"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180577"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2008.01.039"},{"volume-title":"CPU2006","year":"2006","key":"e_1_3_2_1_21_1","unstructured":"\"SPEC CPU2006,\" 2006."},{"issue":"1","key":"e_1_3_2_1_22_1","article-title":"A bipolar-selected phase change memory featuring multi-level cell storage","volume":"44","author":"F.","year":"2009","unstructured":"F. Bedeschi phet al., \"A bipolar-selected phase change memory featuring multi-level cell storage,\" IEEE Journal of Solid-State Circuits, vol. 44, no. 1, 2009.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_23_1","volume-title":"Intl. Symposium on Circuits and Systems","author":"B.-D.","year":"2007","unstructured":"B.-D. Yang phet al., \"A low power phase-change random access memory using a data-comparison write scheme,\" in Proc. Intl. Symposium on Circuits and Systems, 2007."},{"issue":"1","key":"e_1_3_2_1_24_1","article-title":"Phase change memory write cost minimization by data encoding","volume":"5","author":"A.","year":"2015","unstructured":"A. Mirhoseini phet al., \"Phase change memory write cost minimization by data encoding,\" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 5, no. 1, 2015.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"e_1_3_2_1_25_1","volume-title":"Parallel algorithms and architectures","author":"J. M.","year":"1992","unstructured":"J. M. Arnold phet al., \"Splash 2,\" in phProc. Parallel algorithms and architectures, 1992."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29807-3"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470316801"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"e_1_3_2_1_30_1","volume-title":"Proc. Intl. Solid-State Circuits Conference","author":"Choi Y.","year":"2012","unstructured":"Y. Choi et al., \"A 20nm 1.8v 8gb PRAM with 40mb\/s program bandwidth,\" in Proc. Intl. Solid-State Circuits Conference, 2012."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902979","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902979","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:49:17Z","timestamp":1763459357000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902979"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":30,"alternative-id":["10.1145\/2902961.2902979","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2902979","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}